Apparatus for imprinting lithography and fabrication thereof
An imprinting apparatus and method of fabrication provide a mold having a pattern for imprinting. The apparatus includes a semiconductor substrate polished in a [110] direction. The semiconductor substrate has a (110) horizontal planar surface and vertical sidewalls of a wet chemical etched trench. The sidewalls are aligned with and therefore are (111) vertical lattice planes of the semiconductor substrate. The semiconductor substrate includes a plurality of vertical structures between the sidewalls, wherein the vertical structures may be nano-scale spaced apart. The method includes wet etching a trench with spaced apart (111) vertical sidewalls in an exposed portion of the (110) horizontal surface of the semiconductor substrate along (111) vertical lattice planes. A chemical etching solution is used that etches the (111) vertical lattice planes slower than the (110) horizontal lattice plane. The method further includes forming the imprinting mold.
Latest Hewlett Packard Patents:
1. Technical Field
The invention relates to the fabrication of nano-scale and micro-scale structures. In particular, the invention relates to molds used in imprinting lithography.
2. Description of Related Art
A consistent trend in semiconductor technology since its inception is toward smaller and smaller device dimensions and higher and higher device densities. As a result, an area of semiconductor technology that recently has seen explosive growth and generated considerable interest is nanotechnology. Nanotechnology is concerned with the fabrication and application of so-called nano-scale structures, structures having dimensions that are often 50 to 100 times smaller than conventional semiconductor structures. Nano-imprinting lithography is a technique used to fabricate nano-scale structures.
Nano-imprinting lithography uses a mold to imprint nano-scale structures on a substrate. A mold typically contains a plurality of protruding and/or recessed regions having nano-scale dimensions. Such a mold is fabricated using electron beam (e-beam) lithography or patterning and dry etching, typically reactive ion etching (RIE) to create a nano-scale pattern in the mold. However, e-beam lithography is slow and therefore of limited use in high throughput or production situations. Moreover, e-beam lithography has limited resolution in the nano-scale range. For example, a mask prepared using micro or nano-patterning techniques (e.g., optical lithography or e-beam writing) has some residual roughness along mask pattern edges. RIE etching through the mask introduces surface roughness in the sidewalls of the patterns of the mold that at least mimic and may further exacerbate the edge roughness of the mask pattern. As such, the mask used in RIE etching defines the sidewall roughness of the nano-patterns of a mold and such roughness remains rough at the micro-scale even with extreme precision writing. Further, the RIE process causes crystal degradation to the mold material.
While holding much promise, the practical use of such fabricated molds has been somewhat limited. In particular, the surface roughness of the mold contributes to undesirable roughness of the imprint patterns of the mold. Further, crystal damage to the mold caused by RIE processing contributes to low mold reliability and limited mold useful life in manufacturing of nano-scale structures. Moreover, the fabrication of the molds is time consuming. As such, the conventional mold can be costly to use.
Accordingly, it would be desirable to fabricate a mold with higher reliability, higher nano-scale resolution, longer useful life and less surface roughness to the mold patterns using potentially low-cost, fabrication techniques at higher throughput. Such a fabricated mold would solve a long-standing need in the area of nanotechnology.
BRIEF SUMMARYIn some embodiments of the present invention, an imprinting apparatus is provided. The imprinting apparatus comprises a semiconductor wafer polished in a [110] direction. As such, the semiconductor wafer has a (110) horizontal planar surface. The semiconductor wafer further has vertical sidewalls of a wet chemical etched trench. The trench vertical sidewalls are aligned with (111) vertical lattice planes of the semiconductor wafer. The semiconductor wafer comprises a plurality of vertical structures between the trench vertical sidewalls. The trench vertical sidewalls and the plurality of vertical structures are spaced apart from each other to form a mold that provides a pattern for imprinting.
In other embodiments of the present invention, a method of fabricating an imprinting apparatus is provided. The method of fabricating comprises wet etching a semiconductor wafer polished in a [110] direction. The semiconductor wafer has a (110) horizontal surface. A portion of the (110) horizontal surface is exposed. The exposed portion is aligned between (111) vertical semiconductor crystal lattice planes of the semiconductor wafer. The semiconductor wafer is wet etched with a chemical etching solution that etches the (111) vertical lattice planes slower than a (110) horizontal semiconductor lattice plane to form a trench having spaced apart (111) vertical sidewalls in the semiconductor wafer. The method of fabricating further comprises forming a mold with a pattern for imprinting. The vertical sidewalls have smooth surfaces relative to vertical sidewalls etched with a dry chemical etching process.
Certain embodiments of the present invention have other features in addition to and in lieu of the features described hereinabove. These and other features of some embodiments of the invention are detailed below with reference to the following drawings.
The various features of embodiments of the present invention may be more readily understood with reference to the following detailed description taken in conjunction with the accompanying drawings, where like reference numerals designate like structural elements, and in which:
Referring to
For the purposes of the various embodiments of the present invention, the semiconductor wafer or layer (i.e., substrate) may be a single crystal semiconductor material having a diamond crystal structure or a compound semiconductor material having a zinc blende crystal structure, each polished in the [110] direction. As such, the term ‘semiconductor’, as used herein, is defined to mean one or both of a single crystal semiconductor material having a diamond crystal structure and a compound crystal semiconductor material having a zinc blende crystal structure. A single crystal semiconductor material includes, but is not limited to silicon and germanium (both Group IV). A zinc blende compound semiconductor material includes, but is not limited to, Group III–V compound semiconductors (e.g., GaAs and GaP) and Group II–VI compound semiconductors (e.g., CdTe and ZnS). See S. M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley & Sons, 1981, pp. 8–12 and Appendix F, incorporated herein by reference. Therefore while various embodiments of the present invention are described below using ‘silicon’ for the wafer material, such use of silicon is by way of example and not limitation. One skilled in the art may use any semiconductor material, as defined above, in the embodiments described herein, without undue experimentation, and still be within the scope of the various embodiments of the present invention.
By [110] direction, it is meant that a major horizontal planar surface 103 of the semiconductor wafer 102 is a (110) horizontal semiconductor crystal lattice plane. Moreover, the semiconductor wafer 102 has a plurality of (111) vertical semiconductor lattice planes 105 that intersect with the major horizontal surface 103. For the purposes of discussion herein, and not by way of limitation, the (110) horizontal crystal lattice plane is considered to be horizontally oriented with respect to a Cartesian coordinate system. The (110) horizontal surface 103 is a (110) horizontal plane. The (111) vertical lattice planes 105 are approximately perpendicular to and intersect with the (110) horizontal surface of the wafer. Therefore for the purposes of discussion herein, the (111) vertical planes are considered to be approximately vertically oriented relative to the (110) horizontal surface or plane of the semiconductor wafer. The use of brackets ‘[ ]’ and parenthesis ‘( )’ herein pertains to a direction and a plane of a crystal lattice, respectively, when used herein to enclose such numbers as 110 and 111, and is intended to follow standard crystallographic nomenclature known in the art.
Referring back to
Wet chemical etching solutions that favor anisotropically etching in the vertical direction much more than the horizontal direction are particularly useful in achieving the mold 100 apparatus of the present invention. See for example, High-Speed Semiconductor Devices, Edited by S. M. Sze, A Wiley-Interscience Publication, John Wiley & Sons, Inc., 1990, at least Part I, Section 1.4, pp 33–51. Etching the silicon is described in more detail below with respect to a method of fabricating a nano-imprinting mold.
The nano-imprinting apparatus 100 further comprises a plurality of vertical structures 108 disposed in the trench 104 between the opposing sidewalls 106. The vertical structures 108 are spaced from the opposing sidewalls 106 and further are spaced apart from each other in the trench 104. A vertical structure 108 comprises opposing sides 107 and an end 109. A side 107 of the vertical structure 108 faces one or both of a side 107 of an adjacent vertical structure 108 and a sidewall 106 of the trench 104. In some embodiments, the vertical structures 108 are parallel to each other and to the trench sidewalls 106. In some embodiments, the vertical structures 108 are either also perpendicular or alternatively perpendicular to the trench sidewalls 106 (not illustrated). The end 109 of the vertical structure 108 has a horizontal planar surface that is coplanar with the (110) planar surface 103 of the silicon wafer 102.
In some embodiments, a spacing 112 between the plurality of vertical structures 108 may be considered a plurality of minor trenches 112 relative to the main or major trench 104. In these embodiments, a minor trench 112 is no different from the major trench 104 except for relative trench width. For example, the sides 107 of the vertical structures 108 are (111) vertical sidewalls 107 of a minor trench 112 in these embodiments. These sidewalls 107 are (111) vertical lattice planes having essentially the same smoothness characteristic as that of the sidewalls 106. However, in contrast to
In other embodiments, the vertical structures 108 are formed separately from the major trench 104. Moreover, the vertical structures 108 may be silicon or a different material than that of the silicon wafer 102, such as silicon nitride, silicon dioxide, or germanium, for example.
The major trench 104 and the interspersed vertical structures 108 between the trench sidewalls 106 of the mold 100 have nano-scale spacing for subsequent nano-imprinting.
In some embodiments, the spacing and pitch of the trenches 112, 104 or of the vertical structures 108 can range from about 10 nanometers (nm) to about 5 microns (μm) and in some embodiments, from about 5 nm to about 200 μm, as is further described below.
Silicon etching may be accomplished by exposing the silicon substrate to an etching solution, such as a potassium hydroxide (KOH) solution or an ethylene diamine pyrocatechcol (EDP) solution, for example. Exposure to such etching solutions removes silicon material anisotropically to create the trench in the silicon substrate as defined by the etch mask. The target depth is achieved by adjusting the etching time along with solution concentration and temperature.
In an embodiment, the silicon is etched through an etch mask pattern with an etching solution that comprises about 44 weight percent (wt. %) potassium hydroxide with the balance being water (KOH—H2O) at a temperature of about 120 degrees Centigrade (° C.) that produces an etch rate of about 7 μm/min. The etch temperature may range from about room temperature or about 25° C. to about 150° C., depending on the embodiment. Moreover, the concentration of the KOH solution may range from about 5 wt. % to about 70 wt. %, depending on the embodiment.
In another embodiment, the silicon is etched through an etch mask pattern with an etching solution of EDP that comprises about 500 ml NH2(CH2)2NH2: about 88 g C2H4(OH)2: about 234 ml H2O at a temperature of about 110° C. In still another embodiment, the silicon is etched through an etch mask pattern with an etching solution of tetramethylammonium hydroxide (TMAH). TMAH allows for the use of different etch mask materials than those used with the KOH etching solution, as described further below.
For example, etching solutions such as KOH, EDP and TMAH attack or etch (111) planes in the silicon substrate as much as one hundred times more slowly than they etch other planes, e.g., the (110) planes. As such, relatively deep narrow trenches can be produced with depth-to-width aspect ratios of almost 100:1 when etching the (110) polished substrate through an etch mask.
According to the method 200, the vertical sidewalls of the etched 210 trench have smooth surfaces relative to vertical sidewalls etched with the conventional dry chemical etching process. In some embodiments, the etched 210 silicon wafer further has reduced crystal structure damage relative to a silicon wafer etched with the conventional dry chemical etch process. The resultant silicon structure forms 220 a nano-scale mold for subsequent nano-imprinting that is more reliable and that may produce finer (i.e., less rough surfaces) nano-structures than conventional nano-imprinting molds.
The number of trenches that may be etched into a silicon wafer during the method 200 is dependent on the final nano-structure(s) to be subsequently imprinted and not considered a limitation herein. In some embodiments, a trench ultimately represents a nanowire (i.e., the trench is a negative of the nanowire) having a length, a width and a depth. Therefore, a mold may be formed 220 such that the trenches are spaced apart to achieve desired nanowire width, height and pitch in the final nano-structure. The final nano-structure achieved is limited by one or more of the capability of the etching and/or lithographic technologies used and further, the atomic spacing of the (111) vertical lattice planes in the silicon, for example.
In some embodiments of wet etching 210, the silicon wafer or SOI wafer with a silicon layer that is polished in the [110] direction is provided. Referring back to
In these embodiments, wet etching 210 further comprises masking the (110) horizontal surface 203 with an etch mask. A mask material is deposited and/or grown on the (110) horizontal surface of the silicon wafer 202.
In some embodiments, a thermal oxide layer 211 of silicon dioxide may be grown on the (110) horizontal surface 203 of the exemplary silicon wafer or layer 202. A thermal oxide layer can be grown on the silicon surface according to known techniques using heat and, in some embodiments, the introduction of oxygen in a controlled atmosphere for the purposes of the method 200. Alternatively or additionally, an oxide layer can be deposited on the silicon using plasma enhanced chemical vapor deposition (PECVD) at about 400° C., for example. A thermal oxide layer is more resistant to the KOH wet etching solution than the PECVD oxide layer, for example.
In other embodiments, the masking layer 211 is selected from an oxide material, a polymer material and a composite material that resists attack by the etchant solution used for anisotropically etching the semiconductor wafer 202. For example, the oxide, polymer or composite masking layer 211 will resist one or more of KOH, EDP and TMAH attack during etching of the silicon wafer 202. The oxide, polymer or composite masking layers 211 may be deposited or applied by spin coating onto the surface 203, for example, using known techniques.
Once grown and/or deposited, the masking layer 211 is patterned to serve as the etch mask 211 for subsequent etching. As used herein, ‘patterning’ or ‘patterned’ refers to defining and producing a final pattern, or a final pattern defined and produced, in the masking layer, for example. As such, ‘patterning’ or ‘patterned’ is not limited to any process used to so define and produce such a final pattern. In particular, in some embodiments patterning the masking layer may comprises any technique including, but not limited to, conventional photolithography, imprint lithography and electron-beam lithography, along with an applied resist or similar masking material or masking process, or ion milling. With such patterning, a portion of the masking layer 211 is removed by one or both of reactive ion etching (RIE) and wet chemical etching, for example.
As used herein, ‘etching’ generally refers to any process by which material is removed either selectively or nonselectively. Thus, ‘oxide etching’ refers to any process that removes oxide of the oxide masking layer 211. In some embodiments, dry chemical processing such as, but not limited to, using plasmas or ion beams, may be employed to etch the masking layer 211. Moreover, patterning described hereinabove determines the locations of the mask etching.
For example, RIE may be employed to selectively etch the masking layer 211. RIE is a specialized plasma dry chemical processing that is known to achieve anisotropic material removal. In another example, various plasmas can be used with an unbiased substrate to produce generally isotropic etching of the masking layer 211. In yet another example, ion milling may be used to etch the masking layer 211. Ion milling is a form of ion beam dry chemical processing that is inherently anisotropic. See for example, High-Speed Semiconductor Devices, cited supra, at pg. 49. In some embodiments, a photoresist mask is patterned on the oxide layer using conventional photolithography techniques that are known in the art. Then trifluoromethane (CHF3) and Argon (Ar) gases are used in RIE to pattern the oxide layer through the photoresist mask, for example. Once the oxide layer is patterned with RIE, the photoresist mask is removed using known techniques.
Selective removal of portions of the masking layer 211 exposes selected portions of the underlying (110) horizontal surface 203 of the silicon substrate 202 while leaving other portions unexposed. The selected exposed and unexposed portions are defined by the aligned patterned edges of the etched mask layer 211. The patterned mask layer 211 essentially forms an etch mask 211 for later processing of the silicon substrate 202.
Mask edges 215 defined by patterning the masking layer establish locations on the (110) horizontal surface where the trench vertical sidewalls will be etched 210 in the silicon wafer. In particular, the edges of the etch mask 211 lie along, or are aligned with, the intersection of one or more (111) vertical lattice planes with the (110) horizontal surface of the silicon wafer.
In
The etch mask 211 is also removed from the (110) horizontal surface 203 of the silicon wafer 202 in
The etched trench 204 has a bottom 204a that is approximately horizontal or laterally extending relative to the trench vertical sidewalls 206. The shape of the trench bottom 204a is illustrated generally as an approximate V-shape, but may be approximately U-shaped, some combination of the V and U shapes, or simply planar, without limitation herein. For example, in some embodiments that use an SOI wafer, the silicon layer is etched 210 according to the method 200, until the etchant reaches the silicon dioxide layer. As such, the trench bottom is approximately planar or flat. As illustrated in
In other embodiments, a mold with a plurality of trenches is formed by a method of fabricating an imprinting mold having a plurality of vertical structures.
As illustrated in
In some embodiments, the first material 322 is selected from silicon, silicon dioxide, silicon nitride, germanium (Ge), for example, and the second material 324 is independently selected from silicon, silicon nitride, silicon dioxide, germanium, for example. A first layer of the first material is deposited adjacent to the substrate trench sidewall. The second material is deposited on the first material, followed by the first material on the second material, and so on. Deposition of these materials may use a chemical vapor deposition (CVD) process or another process, such as molecular beam epitaxy (MBE), for example. In some embodiments, a plasma enhanced chemical vapor deposition (PECVD) process is used. CVD, PECVD and MBE, and the corresponding gases for deposition are known in the art.
In some embodiments using the exemplary silicon wafer or layer, the alternating layers comprise silicon dioxide as the first material 322 and silicon nitride as the second material 324. The silicon dioxide layer 322 and the silicon nitride layer 324 are deposited using CVD or PECVD. The materials are deposited using known techniques, such as using high temperature conditions (e.g., about 400° C.) with either an oxygen-containing gas or a nitrogen-containing gas, depending on the material being deposited. For embodiments using germanium as either the first material or the second material, a germane gas is used.
In some of these embodiments, the alternating layers 322, 324 further cover the (110) horizontal surface 303 of the silicon wafer 302 at least adjacent to the trench 304, as illustrated in
Referring back to
In another embodiment where silicon nitride is the first material 322 and either silicon, silicon dioxide or germanium is the second material 324, the silicon nitride may be etched using RIE and tetrafluoromethane gas (CF4) using known techniques. An etch mask that covers the second material 324 but leaves the silicon nitride exposed may be used during etching. Silicon nitride etches faster in CF4 using RIE than does silicon dioxide, silicon and germanium, for example, such that relatively smooth walled trenches of depth A are formed.
A mold results that comprises a plurality of spaced apart vertical structures 308 extending parallel between the (111) vertical sidewalls 306 of the major trench 304. A vertical structure 308 has wall surfaces 307 and an end 309. Further, the removed first material 322 creates spaces 312 (or minor trenches 312 with relatively planar bottoms 312a) between the vertical structures 308. The space 312 between two adjacent vertical structures 308 is in the nano-scale range. Furthermore, the space 312 between a vertical structure 308 and an adjacent (111) vertical sidewall 306 is in the nano-scale range. However, the nano-scale spaces 312 achieved according to the method 300 of fabricating are much smaller than those achieved using the wet etching 210 of the method 200 to form 220 a mold with multiple trenches. This is because the alternating layers 322, 324 are deposited at a thickness of as little as about 5 nm. The thickness of the deposited layers essentially dictates a width of the subsequent space 312 achieved. For some embodiments of the method 300, the space 312 ranges from about 5 nm to about 500 nm.
An example of nano-structure fabrication using the mold apparatus 100 of the present invention is described with reference to
As illustrated in
In some embodiments, the subsequent nano-structures have much smoother sidewall surfaces than when e-beam patterning and RIE is used to make the corresponding nano-imprinting mold. The mold's trench sidewalls are atomic flat (i.e., relatively smooth even when measured at the atomic level) when etched along the (111) vertical planes with the wet chemical etchant, according to embodiments of the present invention. Therefore, the corresponding nano-structure sidewalls are atomic flat.
Moreover, in embodiments of the mold made according to the method 300, the first and second materials grown on the wet etched (111) vertical sidewalls of the major trench will be only slightly rougher than the atomic flat (111) vertical sidewall surface. For example, the root-mean-square (RMS) roughness of the (111) vertical sidewall may be about 0.1 nm to about 0.5 nm and an oxide or nitride layer grown on the (111) sidewall has a roughness of about 0.1 nm to about 3 mm. As such, in some embodiments, the nano-structures formed using a mold fabricated according to the method 300 have much smoother sidewall surfaces than if those nano-structures were formed using a mold fabricated conventionally with e-beam lithography and RIE.
The apparatus 100 and method 200, 300 of fabricating according to embodiments of the present invention further provide a relatively easy mold release characteristic because the (111) vertical sidewalls of the mold are smooth when compared to a mold created using conventional e-beam lithography and RIE processes. Moreover, the apparatus 100 and method 200, 300 of fabricating provide a more durable mold than that produced using the conventional RIE processes. The mold is more durable because crystal damage to the silicon caused by RIE is essentially eliminated during the fabrication process according to embodiments of the present invention. Furthermore, the method 200, 300 of fabricating is more amenable to industrial production of molds, due to a higher volume throughput capability, since the method 200, 300 essentially eliminates using e-beam lithography.
Thus, there have been described embodiments of an imprinting apparatus and embodiments of a method of fabricating an imprinting mold. It should be understood that the above-described embodiments are merely illustrative of some of the many specific embodiments that represent the principles of the present invention. Clearly, those skilled in the art can readily devise numerous other arrangements without departing from the scope of the present invention as defined by the following claims.
For example, it should be clear to one skilled in this art that the application of the teachings hereinabove to silicon, which has a diamond crystal structure, may be extended to other materials having a zinc blende crystal structure, as mentioned above. Non-limitive examples include germanium and tin (Group IV elements), Group III–V compound semiconductors, such as arsenides (As), phosphides (P) and antimonides (Sb) of any of aluminum (Al), gallium (Ga), and indium (In) (e.g., GaAs, AIP, InSb), and Group II–VI compound semiconductors, such as CdS, CdSe, CdTe and ZnS). Those skilled in the art would readily know which reagents may be used to perform the preferential etching of these materials, as described above for silicon, without undue experimentation.
By way of example, GaAs (a Group III–V zinc blende compound semiconductor) may be etched along (111) planes using use a solution of H2SO4: H2O2: H2O in a ratio of about 1:1:100 (see for example, S. Hirose et al, Appl. Phys. Letts. 74 (1999) 964–966, incorporated herein by reference). Moreover, it is within the scope of the various embodiments described herein to use a combination of dry and wet etching processes for some semiconductors wafers, such as for a Group III–V compound semiconductor. For example, using vertical dry etching (e.g., RIE) followed by wet etching to smooth the dry-etched surface may be used for generating vertical (111) planes.
Moreover, references that provide materials and processes useful for processing other semiconductor materials in more detail include, but are not limited to, Modern GaAs Processing Methods by Ralph E. Williams, Artech House, (July 1990); InP-Based Materials and Devices: Physics and Technology by Osamu Wada (Editor), Hideki Hasegawa (Editor), Wiley-Interscience, (April 1999), pp. 295–309; InP and Related Compounds: Materials, Applications and Devices (Optoelectronic Properties of Semiconductors and Superlattices), M. O. Manasreh (Editor), Taylor & Francis, (Aug. 1, 2000); and Physical Properties of III–V Semiconductor Compounds: InP, InAs, GaAs, GaP, InGaAs, and InGaAsP by Sadao Adachi, Wiley-Interscience, (Sep. 1, 1992), each incorporated by reference herein. These and other references, such as High-Speed Semiconductor Devices, Edited by S. M. Sze, A Wiley-Interscience Publication, John Wiley & Sons, Inc., 1990, and S. M. Sze, Physics of Semiconductor Devices, Second Edition, John Wiley &Sons, 1981, also incorporated by reference herein, are readily available to those skilled in the art, such that other semiconductor materials, as defined above, may be used in the embodiments herein without undue experimentation.
Claims
1. An imprinting apparatus comprising:
- a semiconductor substrate polished in a [110] direction, the semiconductor substrate having a (110) horizontal planar surface and vertical sidewalls of a wet chemical etched trench, the trench vertical sidewalls being aligned with (111) vertical lattice planes of the semiconductor substrate; and
- a plurality of vertical structures disposed in the trench between the trench vertical sidewalls, a material of the vertical structures being different from a material of the semiconductor substrate,
- wherein the plurality of vertical structures are spaced apart from each other and from the trench vertical sidewalls to form a mold that provides a pattern for imprinting.
2. The imprinting apparatus of claim 1, wherein the semiconductor substrate is wet chemical etched along the (111) vertical lattice planes using an etching solution that etches the (111) vertical lattice plane much slower than a (110) horizontal lattice plane to form the trench.
3. The imprinting apparatus of claim 1, wherein the semiconductor substrate is silicon, the etching solution being selected from potassium hydroxide, ethylene diamine pyrocatechcol and tetramethylammonium hydroxide.
4. The imprinting apparatus of claim 1, wherein the semiconductor substrate is a material selected from one of a Group IV element, Group III–V elements, and Group II–VI elements, the semiconductor substrate being wet chemical etched along the (111) vertical lattice planes.
5. The imprinting apparatus of claim 1, wherein the semiconductor substrate is wet chemical etched along the (111) vertical lattice planes such that the trench sidewalls have smooth surfaces relative to trench sidewalls that are dry chemical etched.
6. The imprinting apparatus of claim 1, wherein the semiconductor substrate is wet chemical etched along the (111) vertical lattice planes such that the trench sidewalls have reduced crystal structure damage relative to trench sidewalls that are dry chemical etched.
7. The imprinting apparatus of claim 1, wherein the semiconductor substrate is a silicon layer of a silicon-on-insulator wafer polished in the [110] direction.
8. The imprinting apparatus of claim 1, further comprising:
- nano-scale thick layers of a first material alternating with a layer of the vertical structure material in the trench, the first material being different from the semiconductor substrate material and the vertical structure material, one of the first material layers being adjacent to the semiconductor substrate.
9. The imprinting apparatus of claim 8, wherein the semiconductor substrate is silicon, the first material being selected from silicon dioxide, silicon nitride and germanium, the vertical structure material being selected from silicon dioxide, silicon nitride and germanium.
10. The imprinting apparatus of claim 8, wherein the first material layers have a thickness that defines spaces between the vertical structures of the plurality and further defines spaces between each trench sidewall and a vertical structure of the plurality that is adjacent to the trench sidewall.
11. The imprinting apparatus of claim 8, wherein the vertical structure material layer has vertically extending portions that are the vertical structures of the plurality.
12. The imprinting apparatus of claim 8, wherein the first material layers and the vertical structure material layer define an internal depth of the imprinting apparatus.
13. The imprinting apparatus of claim 1, wherein the mold pattern has a vertical structure spacing in one or both of a nanometer range and a micrometer range.
14. A nano-imprinting apparatus comprising:
- a semiconductor substrate having a horizontal (110) planar surface and (111) vertical lattice planes intersecting the (110) planar surface;
- sidewalls of a trench etched in the semiconductor substrate along spaced apart (111) vertical lattice planes using wet chemical etching, such that the trench sidewalls are (111) vertical planes; and
- a plurality of vertical structures disposed in the trench, the vertical structures being nano-scale spaced apart and spaced from the trench sidewalls, a vertical structure of the plurality having opposing sides and an end, a side of the vertical structure facing one of a side of an adjacent vertical structure and a trench sidewall, the end having a horizontal surface coplanar with the (110) planar surface of the semiconductor substrate, a material of the plurality of vertical structures being different from a material of the semiconductor substrate,
- wherein the plurality of vertical structures between the trench sidewalls provides a nano-scale pattern for nano-imprinting.
15. The nano-imprinting apparatus of claim 14, wherein the trench is wet chemical etched along the (111) vertical lattice planes using an etching solution that etches the (111) vertical lattice plane much slower than the (110) planar surface.
16. The nano-imprinting apparatus of claim 15, wherein the semiconductor substrate is silicon, the etching solution being selected from potassium hydroxide, ethylene diamine pyrocatechcol and tetramethylammonium hydroxide.
17. The nano-imprinting apparatus of claim 14, wherein the semiconductor substrate is a material selected from one of an element from Group IV, elements from Group III–V, and elements from Group II–VI.
18. The nano-imprinting apparatus of claim 14, wherein the sidewalls of the trench have one or both of smooth sidewalls and reduced crystal structure damage relative to trench sidewalls that are dry chemical etched.
19. The nano-imprinting apparatus of claim 14, wherein the semiconductor substrate is a silicon layer of a silicon-on-insulator wafer polished in a [110] direction.
20. The nano-imprinting apparatus of claim 14, wherein the vertical structures comprise a material selected from silicon, silicon dioxide, silicon nitride and germanium deposited in the trench by a chemical vapor deposition.
21. The nano-imprinting apparatus of claim 14, further comprising:
- deposited nano-scale thick layers of a first material alternating with deposited nano-scale thick layers of the vertical structure material in the trench, the first material being different from the material of the semiconductor substrate and the vertical structure material, one of the first material layers being adjacent to the semiconductor substrate.
22. The nano-imprinting apparatus of claim 21, wherein the semiconductor substrate is silicon, the first material being selected from silicon dioxide, silicon nitride and germanium, the vertical structure material being selected from silicon dioxide, silicon nitride and germanium.
23. The imprinting apparatus of claim 21, wherein the nano-scale thickness of the first material layers define spaces between the vertical structures of the plurality and define spaces between each trench sidewall and a vertical structure of the plurality adjacent to the trench sidewall.
24. The nano-imprinting apparatus of claim 14, wherein the nano-scale pattern has one or both of a vertical structure spacing that ranges from about 5 nm to about 100 μm and a vertical structure pitch that ranges from about 10 nm to about 200 μm.
25. The imprinting apparatus of claim 14, further comprising:
- layers of a first material alternating with layers of the vertical structure material in the trench, the first material layers and the vertical structure material layers in the trench defining an internal depth of the imprinting apparatus.
26. The imprinting apparatus of claim 25, wherein the layers of vertical structure material have vertically extending portions that are the plurality of vertical structures.
27. The imprinting apparatus of claim 25, wherein the first material layers have a thickness that defines spaces between the vertical structures of the plurality and defines spaces between each trench sidewall and a vertical structure of the plurality adjacent to the trench sidewall.
28. An imprinting apparatus comprising:
- a substrate that is a semiconductor polished in a [110] direction, the substrate having a trench with sidewalls that are vertical, the sidewalls being aligned with (111) vertical lattice planes of the substrate; and
- a plurality of vertical structures disposed in the trench between the sidewalls, a material of the vertical structures being distinct from a material of the substrate,
- wherein the vertical structures are spaced apart from each other and from the sidewalls of the trench to form a mold that provides a pattern for imprinting.
29. The imprinting apparatus of claim 28, further comprising:
- a first material disposed in the trench that is different from the vertical structure material and the substrate material, the first material being between some of the vertical structures of the plurality to define spaces between the vertical structures, the first material further being between each sidewall of the trench and an adjacent vertical structure of the plurality to define spaces between the sidewalls and the adjacent vertical structures, the first material defining an internal depth of the imprinting apparatus.
30. The imprinting apparatus of claim 28, further comprising:
- alternating layers of a first material and the vertical structure material in the trench, the first material being different from the vertical structure material and the substrate material, one of the first material layers being adjacent to the substrate, the alternating layers defining an internal depth of the imprinting apparatus.
31. The imprinting apparatus of claim 30, wherein the layers of the vertical structure material have vertical portions corresponding to the vertical structures of the plurality, a thickness of the first material layers defining spaces between the vertical structures of the plurality and further defining spaces between each sidewall and a vertical structure of the plurality that is adjacent to the sidewall.
32. An imprinting apparatus comprising:
- a semiconductor substrate polished in a [110] direction, the semiconductor substrate having a trench with sidewalls that are vertical, the sidewalls being aligned with (111) vertical lattice planes of the semiconductor substrate;
- a plurality of vertical structures disposed in the trench between the sidewalls, and
- alternating layers of a first material and a second material in the trench, the second material layers having portions that extend vertically, the vertically extending portions being the plurality of vertical structures, the first material being different from the second material,
- wherein the vertical structures are spaced apart from each other and from the sidewalls of the trench to form a mold that provides a pattern for imprinting.
33. The imprinting apparatus of claim 32, wherein one layer of the first material is adjacent to the semiconductor substrate in the trench, a thickness of the first material layers defines spaces between vertical structures of the plurality and further defines spaces between the sidewall of the trench and a vertical structure of the plurality that is adjacent to the sidewall.
34. The imprinting apparatus of claim 32, wherein each of the first material, the second material and a material of the semiconductor substrate are different from one another.
35. The imprinting apparatus of claim 32, wherein the alternating layers define an internal depth of the imprinting apparatus.
5772905 | June 30, 1998 | Chou |
6294450 | September 25, 2001 | Chen et al. |
6309580 | October 30, 2001 | Chou |
6365059 | April 2, 2002 | Pechenik |
6407443 | June 18, 2002 | Chen et al. |
20030219992 | November 27, 2003 | Schaper |
20040156108 | August 12, 2004 | Chou et al. |
- “Making nanowire lattices in a snap”, Materialstoday, vol. 6, Issue 5, May 2003, p. 6.
- Nicholas A. Melosh, et al., Ultrahigh-Density Nanowire Lattices and Circuits, Sciencexpress, Mar. 13, 2003, pp. 1-4 & 6 figures, www.sciencexpress.org, 10.1126/science.1081940.
Type: Grant
Filed: Apr 16, 2004
Date of Patent: Nov 28, 2006
Assignee: Hewlett-Packard Development Company, L.P. (Houston, TX)
Inventors: M. Saif Islam (Mountain View, CA), Gun Young Jung (Mountain View, CA), Yong Chen (Sherman Oaks, CA), R. Stanley Williams (Redwood City, CA)
Primary Examiner: Thanhha Pham
Application Number: 10/826,056
International Classification: H01L 29/04 (20060101); H01L 31/036 (20060101);