Molybdenum barrier metal for SiC Schottky diode and process of manufacture

- Vishay-Siliconix

A method for fabricating a diode is disclosed. In one embodiment, the method includes forming a Schottky contact on an epitaxial layer of silicon carbide (SiC) and annealing the Schottky contact at a temperature in the range of 300° C. to 700° C. The Schottky contact is formed of a layer of molybdenum.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
RELATED U.S. APPLICATIONS

This application claims priority to provisional application Ser. No. 60/820,807 filed on Jul. 31, 2006, which is hereby incorporated by reference to this specification.

FIELD OF THE INVENTION

This invention relates to a silicon carbide (SiC) Schottky diode with a molybdenum Schottky barrier contact.

BACKGROUND

A diode is an electronic component that restricts the direction of flow of electric current. More specifically, it allows electric current to flow in one direction, but blocks electric current flow in the opposite direction. Accordingly, a diode can be thought of as an electronic version of a mechanical check valve. Circuits that require current flow in only one direction typically include one or more diodes.

Schottky diodes are diodes that are formed from the contact between a metal and a semiconductor rather than from a p-n junction. They have a lower forward voltage drop than a standard p-n junction diode. Schottky diodes generally have much lower junction capacitance than p-n junction diodes. The lower junction capacitance contributes to their high switching speed and their suitability for high speed circuits and radio frequency (RF) devices such as mixers and detectors. In addition, Schottky diodes may be used in high voltage applications.

For use in high voltage applications, Schottky diode manufacturers seek to provide devices that have superior properties for reducing power loss. Parameters used by manufacturers to assess the performance of such diodes include forward current conduction and reverse voltage blocking characteristics. Devices that provide high forward current conduction and a high blocking voltage are ideal for high voltage, low loss applications. Challenges to the successful manufacture of such devices include intrinsic properties of the materials used to fabricate the devices and physical defects that may be present in those materials.

Silicon Carbide (SiC) has emerged as a promising material for high-voltage and low-loss power semiconductor devices because of its high critical electric field. Moreover, Schottky barrier diodes (SBDs) that use SiC are currently commercially available. However, these devices demonstrate poor performance in comparison with the ideal performance potential of SiC. More specifically, currently available SiC-SBDs do not fully realize the high performance (high-voltage, high current capacity, and low-loss) potential of SiC. In addition, currently available SiC-SBDs exhibit performance degrading defects in the SiC epilayer of high-voltage versions.

SUMMARY OF THE INVENTION

Accordingly, a need exists for a method of providing Schottky diodes with improved forward current conduction and reverse voltage blocking capacity. The present invention provides a method and that accomplishes this need.

A molybdenum Schottky contact is disclosed that provides an improvement, as compared to titanium and other potential Schottky contact materials, in forward current conduction and reverse voltage blocking performance. Additionally, the molybdenum Schottky contact provides greater device operating stability at high temperatures and allows a higher annealing temperature than does SiC Schottky diodes that use titanium (Ti) or nickel (Ni) Schottky contacts.

Additionally, a method for fabricating a diode is disclosed. The method includes forming a Schottky contact on an epitaxial layer of silicon carbide (SiC) and annealing the Schottky contact at a temperature in the range of 300 to 700° C. The Schottky contact is formed of a layer of molybdenum (Mo).

As a part of a disclosed method for fabricating a diode a substrate is formed, an epitaxial layer is formed on the substrate and an edge termination implant is formed in a termination region of the epitaxial layer. In addition, a Schottky contact is formed on the epitaxial layer and the Schottky contact is annealed at a temperature in excess of 600° C. Thereafter, an aluminum (Al) contact layer is formed above the Schottky contact. The Schottky contact is formed of a layer of molybdenum (Mo).

Also disclosed is a Schottky diode fabricated in accordance with processes described herein. In one embodiment the Schottky diode includes a substrate, an epitaxial layer located adjacent to and above the substrate, a field ring formed in a termination region of the epitaxial layer and a Schottky contact formed on the epitaxial layer. The Schottky contact is formed of a layer of molybdenum. An aluminum layer is formed above the Schottky contact.

In one embodiment, a high temperature (>600° C.) annealed Molybdenum (Mo) Schottky contact is disclosed that has superior properties (for instance, Schottky barrier height=1.2-1.3 eV and ideality factor<1.1) for reduction of power loss in a high-voltage SiC-SBD. The Schottky barrier height indicates the difference of potentials at an interface between a metal and a semiconductor. This parameter is important in the determination of device forward voltage and leakage current. The ideality factor provides a measure of the quality of the interface. In general, the ideality factor is from 1 to 2, this parameter being below 1.1 in a high quality interface such as the molybdenum Schottky contact disclosed herein.

In one embodiment, electronic power devices such as 4H—SiC junction-barrier Schottky diodes that include a Schottky contact as disclosed herein may be fabricated on 3 inch diameter 4H—SiC wafers. Schottky metal contacts may be obtained by sputtering or better by e-beam and thermal evaporation of Ti, Mo and Ni.

In one embodiment, the disclosed Schottky diode exhibits a blocking voltage of up to 1000V at room temperature and in the range of 77-400° K. In one embodiment, characteristics of the Schottky diode were evaluated with reference to current—voltage and capacitance—voltage measurements. The Schottky Barrier heights (SBH), the ideality factors, and the reverse leakage current on different designs, were measured and a morphological study related to the structure of failed devices was performed by high resolution scanning electron microscopy.

In one embodiment, Schottky barrier diodes with Mo as the Schottky barrier exhibit a blocking voltage similar to that obtained by standard Ti metallization but with a lower height barrier value. A consequence of the lower barrier value is a better performance in forward conduction as is shown in FIG. 2A as well as in reverse or blocking voltage as shown in FIG. 2B. Moreover, junction barrier Schottky diodes limit the electric field strength on the Schottky barrier and thus limit Schottky barrier lowering and reverse current flow.

These and other advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiments which are illustrated in the drawing figures.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention, together with further advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which:

FIG. 1A is a block diagram of a cross-section of a portion of a silicon carbide (SiC) Schottky barrier diode (SBD) fabricated according to one embodiment.

FIG. 1B shows a cross-sectional view of a completed SiC-SBD fabricated according to one embodiment.

FIG. 2A is a graph that shows the forward conduction characteristics of a Schottky diode with a molybdenum (Mo) Schottky contact as compared to a Schottky diode with a titanium (Ti) Schottky contact according to one embodiment.

FIG. 2B is a graph that shows the reverse bias characteristics of a Schottky diode with a Mo Schottky contact as compared to a Schottky diode with a Ti Schottky contact according to one embodiment.

FIG. 3 is a flowchart of steps performed in an exemplary process for fabricating a SiC Schottky diode according to one embodiment.

It should be noted that like reference numbers refer to like elements in the figures.

DETAILED DESCRIPTION OF THE INVENTION

The present invention will now be described in detail with reference to a various embodiments thereof as illustrated in the accompanying drawings. In the following description, specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without using some of the implementation details set forth herein. It should also be understood that well known operations have not been described in detail in order to not unnecessarily obscure the present invention.

Molybdenum Barrier Metal for SiC Schottky Diode and Process of Manufacture According to One Embodiment of the Present Invention

FIG. 1A shows a cross-section of a silicon carbide (SiC) Schottky barrier diode (SBD) 100 fabricated according to one embodiment of the invention. In one embodiment, a molybdenum (Mo) Schottky contact is used that provides an improvement, as compared to titanium (Ti) and other materials, in forward current conduction and reverse voltage blocking performance. Additionally, the Mo Schottky contact provides greater operating stability at high temperatures and allows a higher annealing temperature than does SiC Schottky diodes that use titanium (Ti) or nickel (Ni) Schottky contacts.

In the FIG. 1A embodiment, SiC-SBD 100 includes silicon carbide (SiC) substrate 10, SiC epitaxial layer 11, edge termination implants 12, passivation layer 13, molybdenum (Mo) contact 14, ohmic contact 15 and backside ohmic contact 16. In one embodiment, passivation layer 13 may be formed from silicon dioxide (SiO2), ohmic contact 15 may be formed from aluminum (Al) and backside ohmic contact 16 may be formed from nickel (Ni). In other embodiments, materials other than those discussed herein may be used to form one or more of the structures of SiC SBD 100.

Referring to FIG. 1A a high quality SiC epitaxially deposited layer (e.g., SiC epitaxial layer 11) is formed on SiC substrate 10 and an edge termination diffusion is used to form edge termination implants 12 (e.g., field ring) in SiC epitaxial layer 11. In one embodiment, portions of edge termination implants 12 are covered by passivation layer 13. In one embodiment, Mo contact 14 is formed at high temperature and is contacted by ohmic contact 15. Backside ohmic contact 16 is formed on the backside of substrate 10.

In operation, when a positive voltage is applied across the terminals represented by ohmic layer 15 and backside ohmic contact 16 forward current conduction is triggered as is shown at 17 in FIG. 1A. Conversely, when a reverse voltage is applied to terminals represented by ohmic contact 15 and backside ohmic contact 16 the SiC-SBD 100 is reverse biased and current conduction is stopped. It should be appreciated that, during device operation, the Mo contact described herein provides a more stable Schottky barrier as compared to Ti over the lifetime of SiC-SBD 100.

Fabrication Process

Initially, in one embodiment, a prepared wafer that includes a SiC substrate (e.g., 10 in FIG. 1A) and SiC epitaxial layer (e.g., 11 in FIG. 1A) may be precleaned using a 4:1.5:1.5 (volume) solution of H2SO4:H2O2:H2O at 90° C. for 10 minutes and a 4:1. 5:1.5 (volume) solution of H2ODI.:HCL:H2O2 at 75° C. for 10 minutes. Thereafter, a low thermal oxide (LTO) tetraethyl orthosilicate (TEOS) compound may be deposited to a thickness of one micron before a first photo resist mask is applied to the surface of SiC epitaxial layer 11. This may be followed by an reactive ion etch (RIE) oxide etch.

Next, a photo resist strip may be performed using a 100:6 solution of H2SO4:H2O2 at 140° C. for 15 minutes. A second photo resist mask may then be applied followed by a buffer oxide etch (B.O.E.) of the structure using a 6:1 buffer chemical solution. The aforementioned operations serve to prepare the semiconductor structure for edge termination implants (e.g., 12 in FIG. 1A). Accordingly, edge termination implants may thereafter be formed.

In one embodiment, the edge termination implants (e.g., 12 in FIG. 1A) may include boron (B) implants made at a dose of 5E13 with an implantation energy of 80+190 KeV, and using a tilt angle of 4°. After the boron (B) implants are made, a backside phosphorous (P) implant made at a dose of 1E15 with implantation energy of 25+80 Kev using a tilt angle of 4° may be made to increase the Cathode surface concentration (e.g., 12 in FIG. 1A). A secondary ion mass spectrometry (SIMS) tool can by used to perform elemental and isotopic analysis of the implants.

Subsequently, a photo resist strip may be performed using a 100:6 solution of H2SO4:H2O2 at a temperature of 140° C. for 15 minutes. Thereafter, another buffer oxide etch (B.O.E) using a 6:1 solution may be performed. The resulting structure may be precleaned using a 4:1.5:1.5 (volume) solution of H2SO4:H2O2:H2O at 90° C. for 10 minutes and a 4:1.5:1.5 (volume) solution of H2ODI.:HCL:H2O2 at 75° C. for 10 minutes. Next, the edge termination implants (e.g., 12 in FIG. 1A) may be annealed, to activate the implanted dopants using high temperature rapid termination annealing (HTRTA) at a temperature that is greater than 1550° C. (in order to activate the ions implanted in the SiC epitaxial layer 11). In one embodiment, the use of HTRTA avoids degradation of SiC material which can degrade the performance of the completed device.

Subsequently, another preclean operation may be performed using a 4:1.5:1.5 (volume) solution of H2SO4:H2O2:H2O at 90° C. for 10 minutes and a 4:1.5:1.5 (volume) solution of H2ODI.:HCL:H2O2 at 75° C. for 10 minutes. In order to provide a polished surface, a low thermal oxide (LTO) TEOS deposition may be performed. Subsequently, sacrificial oxidation may be performed which may be followed by an oxide strip.

Thereafter, a preclean operation may be performed using a 4:1.5:1.5 (volume) solution of H2SO4:H2O2:H2O at 90° C. for 10 minutes and a 4:1.5:1.5 (volume) solution of H2ODI.:HCL:H2O2 at 75° C. for 10 minutes. Next, a low thermal oxide (LTO) TEOS deposition having a thickness of 1 micron may be performed (which provides passivation where TEOS is formed on the termination implant area). And, subsequently a TEOS oxidation may be performed. In one embodiment, the TEOS oxidation results in improved electrical properties as the oxide interface is maintained compact through these processes.

Next, operations that remove material and prepare the semiconductor structure (provide a contact opening) for metal deposition may be performed. The operations include the formation of a photo resist mask (third), the performance of a B.O.E. oxide etch (using a 6:1 buffer chemical solution), the performance of a photo resist strip (using a 100:6 solution of H2SO4:H2O2 at 140° C. for 15 minutes), the performance of a preclean operation (using a 4:1.5:1.5 volume solution of H2SO4:H2O2:H2O at 90° C. for 10 minutes and a 4:1.5:1.5 volume solution of H2ODI.:HCL:H2O2 at 75° C. for 10 minutes), and the performance of a B.O.E. clean. Back side ohmic contact may be formed on the cathode area using a selection of thin metal layer such us Ni or Ni—Al and subsequent temperature annealing in the range of 800-1000° C. to reduce the contact resistance

After the aforementioned operations have been performed a molybdenum Schottky barrier (e.g. Mo Schottky contact 14 in FIG. 1A) may be formed in the contact opening and an ohmic, e.g., nickel (Ni), gold (Au), copper (Cu), etc., frontside metal contact (e.g., 15 in FIG. 1A) may be formed above the molybdenum Schottky barrier (e.g., contact). In one embodiment, the molybdenum Schottky barrier (e.g., contact) may be grown to a thickness of 500A-2000° A. In one embodiment, the front ohmic contact (e.g., 15 in FIG. 1A) can be grown to a thickness of 4 microns. In one embodiment, a standard wire bonding process may used to form the ohmic frontside metal contact. In other embodiments, other processes can be used. Thereafter, a metal sinter (high temperature anneal) may be performed using a temperature in the range of 300° C. to 700° C. In other embodiments, a metal sinter may performed using temperatures in excess of 600° C. (e.g., 800° C.).

Next a photoresist mask (fourth) may be applied. Thereafter, a metal etch may be performed (for device definition) and a photo resist strip executed. Subsequently, a contact metal preclean may be performed. These operations may be followed by amorphous silicon deposition (e.g., 1900 A) and a polyimide passivation (for stable electrical characteristics and increased blocking capability).

Thereafter, a fifth photoresist mask may be applied followed by an amorphous silicon etch and a high temperature polyimide cure. Finally, a contact metal preclean and backside reinforcement metallization operations may be performed (e.g., to form backside ohmic contact 16). In one embodiment, materials used to form backside ohmic contact 16 include but are not limited to titanium (Ti) (1000A), nickel (Ni) (4000A) and silver (Ag) (6000A). In other embodiments, other metal and thicknesses selection may be used.

FIG. 1B shows another cross section view of the completed device which is an embodiment of the device shown in FIG. 1A with additional details shown. Components shown in FIG. 1B but not shown in FIG. 1A include amorphous silicon layer 18 and polyimide layer 19, that are formed as discussed above.

Characteristics

FIGS. 2A and 2B depict current-voltage characteristics of SiC-SBDs that have a molybdenum (Mo) Schottky contact area of 1 mm2 and that are annealed at 400° C. according to one embodiment. Importantly, these graphs show that, as compared to SiC-SBDs with titanium (Ti) Schottky contacts, SiC-SBDs with molybdenum (Mo) Schottky contacts provide better forward current conduction with less forward voltage. The SBDs characterized in FIGS. 2A and 2B showed specific on-resistances (Ron) at RT calculated to be on the order of 1.5 mΩcm2, and breakdown voltages (Vb) in excess of 600 V.

A high temperature annealed Mo SiC-SBDs such as is shown in FIG. 1A may be evaluated using Vb2/Ron. This value is generally used as a figure of merit for SiC-SBDs. High performance SiC-SBDs possess higher Vb2/Ron values than lower performance SiC-SBDs. The Vb2/Ron values for evaluated embodiments of the present invention were 1898 MW/cm2 for devices with Schottky contact areas of 1 mm2.

The following Table A shows experimental results, employing Mo, Ti, and Ni Schottky contact layers at different temperatures.

TABLE A Barrier Barrier Height Height Schottky from Ideality from Contact IV (eV) Factor CV (ev) ND (cm−3) Ir @ 600 V Mo 0.91 1.07 1.10 1.32E16 1000 μA  Mo 0.97 1.05 1.15 1.74E16 1000 μA  Mo 1.10 1.05 1.21 1.26E16 100 μA Ti 0.85 1.04 0.91 1.12E16 100 μA Ti 1.20 1.03 1.21 9.85E15  20 μA Ni 1.45 1.10 1.65 9.91E15 100 μA Ni 1.52 1.12 1.72 1.16E16  50 μA

In exemplary embodiments, a high temperature (>600° C.) annealed Molybdenum (Mo) Schottky contact is provided that has superior properties (Schottky barrier height=1.2-1.3 eV and ideality factor<1.1) for reduction of power loss in a high-voltage SiC-SBD. The Schottky barrier height indicates the difference of potentials at an interface between a metal and a semiconductor. This parameter is important in the determination of device forward voltage and leakage current. The ideality factor provides a measure of the quality of the interface. In general, the ideality factor is from 1 to 2, this parameter being below 1.1 in a high quality interface.

In one embodiment, electronic power devices such as 4H—SiC junction-barrier Schottky (JBS) diodes that include a Schottky barrier (SB) as disclosed herein may be fabricated on 3 inch diameter 4H—SiC wafers. Schottky metal contacts may be obtained by thermal and e-beam evaporation of Ti, Mo and Ni.

In one embodiment, the disclosed Schottky diode exhibits a blocking voltage of up to 1000V at room temperature and in the range of 77-400° K. In one embodiment, characteristics of the Schottky diode were evaluated with reference to current—voltage and capacitance—voltage measurements. The Schottky Barrier heights (SBH), the ideality factors, and the reverse leakage current on different designs, were measured and a morphological study related to the structure of failed devices was performed by high resolution scanning electron microscopy.

In one embodiment, Schottky barrier diodes with Mo as the Schottky barrier exhibit a blocking voltage similar to that obtained by standard Ti metallization but with a lower height barrier value. A consequence of the lower barrier value is a better performance in forward conduction as is shown in FIG. 2A as well as in reverse or blocking voltage as shown in FIG. 2B.

Junction barrier Schottky (JBS) diodes limit the electric field strength on the Schottky barrier and thus also limit Schottky barrier lowering and reverse current flow.

Method for Frabicating SiC Schottky Diode According to One Embodiment

FIG. 3 is a flowchart of steps performed in an exemplary process for fabricating a silicon carbide (SiC) Schottky diode according to one embodiment of the present invention. Although specific steps are disclosed in the flowcharts, such steps are intended as exemplary. Moreover, embodiments may be well suited to performing various other steps or variations of the steps disclosed in the flowcharts. Within various embodiments, it should be appreciated that the steps of the flowcharts may be able to be performed by various methods.

At step 301, a substrate is formed. In one embodiment, the substrate is formed of SiC. At step 303, an epitaxial layer is formed on the substrate. In one embodiment, the epitaxial layer is formed of SiC (high quality).

At step 305, a termination implant is formed in a termination region of said epitaxial layer. In one embodiment, the field ring is formed by edge termination diffusion. Thereafter a back side ohmic contact may be formed on a cathode area using a selection of thin metal layer such us Ni or Ni—Al and subsequent temperature annealing in the range of 800-1000° C. to reduce the contact resistance.

At step 307, a Schottky contact is formed on the epitaxial layer. In one embodiment, the Schottky contact comprises a layer of molybdenum.

At step 309, a Schottky contact is annealed at a temperature in the range of 300 to 700° C. At step 311, an ohmic contact layer is formed above the Schottky contact. In one embodiment, the ohmic contact may include but is not limited to aluminum, copper or gold. At step 313 an ohmic contact is formed on the backside of the substrate.

With reference to exemplary embodiments thereof, a method for fabricating a diode is disclosed. In one embodiment, the method includes forming a Schottky contact on an epitaxial layer of silicon carbide (SiC) and annealing the Schottky contact at a temperature in the range of 300 to 700° C. The Schottky contact is formed of a layer of molybdenum.

Although many of the components and processes are described above in the singular for convenience, it will be appreciated by one of skill in the art that multiple components and repeated processes can also be used to practice the techniques of the present invention. Further, while the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. For example, embodiments of the present invention may be employed with a variety of components and should not be restricted to the ones mentioned above. It is therefore intended that the invention be interpreted to include all variations and equivalents that fall within the true spirit and scope of the present invention.

Claims

1. A method for fabricating a diode, said method comprising:

forming a Schottky contact on an epitaxial layer of silicon carbide (SiC) wherein a ring termination region is formed in said epitaxial layer of silicon carbide (SiC) below a passivation layer, and wherein said Schottky contact comprises a layer of molybdenum (Mo);
annealing said Schottky contact at a temperature in the range of 300° C. to 700° C.;
forming an ohmic contact that contacts said passivation layer and said Schottky contact and overlies portions of said ring termination region;
forming a layer of amorphous silicon that has a top surface that fully lies underneath and contacts a bottom surface of said ohmic contact and a side surface of said passivation layer wherein at least a portion of said bottom surface of said ohmic contact lies above a structure other than said amorphous silicon; and
forming a polyimide layer over said layer of amorphous silicon and over said Schottky contact wherein said layer of amorphous silicon contacts portions of said Schottky contact.

2. The method of claim 1 wherein said forming a Schottky contact that is comprised of Mo provides said diode with greater forward current conduction with less forward voltage applied than a similar diode with a Schottky contact that comprises titanium (Ti).

3. The method of claim 1 further comprising forming an ohmic contact above said layer of molybdenum wherein material used to form said ohmic contact is selected from the group consisting of aluminum (Al), nickel (Ni), titanium (Ti), tungsten (W), copper (Cu) and gold (Au).

4. The method of claim 3 wherein said ohmic contact is formed using a wire bonding process and comprises an aluminum top layer formed over a molybdenum barrier metal which are annealed together during the Schottky contact annealing step using a temperature in the range of 300-700° C.

5. The method of claim 1 further comprising forming a boron termination implant in said epitaxial layer of SiC.

6. The method of claim 5 wherein said boron termination implant is formed using high temperature rapid thermal annealing (HTRTA) with temperature in excess of 1550° C.

7. The method of claim 1 further comprising forming a backside phosphorous termination implant in said epitaxial layer of SiC.

8. The method of claim 1 wherein said layer of molybdenum (Mo) has a thickness that is between 500 angstroms and 2000 angstroms.

9. A method for fabricating a diode, said method comprising:

forming a substrate;
forming an epitaxial layer of silicon carbide on said substrate;
forming an edge termination implant in an edge termination region of said epitaxial layer of silicon carbide (SiC) below a passivation layer;
forming a Schottky contact on said epitaxial layer wherein said Schottky contact comprises a layer of molybdenum (Mo);
annealing said Schottky contact at a temperature in the range of 300° C. to 700° C.;
forming an ohmic contact layer above said Schottky contact that contacts said passivation layer and said Schottky contact and overlies portions of said edge termination implant;
forming a backside ohmic contact on a backside of said substrate;
forming a layer of amorphous silicon that has a top surface that fully lies underneath and contacts a bottom surface of said ohmic contact and a side surface of said passivation layer wherein at least a portion of said bottom surface of said ohmic contact lies above a structure other than said amorphous silicon; and
forming a polyimide layer to contact top and side surfaces of said ohmic contact and a surface of said layer of amorphous silicon and over said Schottky contact wherein said layer of amorphous silicon contacts portions of said Schottky contact.

10. The method of claim 9 wherein said forming said Schottky contact that is comprised of Mo provides said diode with greater forward current conduction with less forward voltage applied than a similar diode with a Schottky contact that comprises titanium (Ti).

11. The method of claim 9 wherein material used to form said ohmic contact is selected from the group consisting of aluminum (Al), nickel (Ni), titanium (Ti), tungsten (W), copper (Cu) and gold (Au).

12. The method of claim 11 wherein said ohmic contact is formed using a wire bonding process and comprises an aluminum top layer formed over a molybdenum barrier metal which are annealed together during the Schottky contact annealing step using a temperature in the range of 300-700° C.

13. The method of claim 9 further comprising forming a boron (B) termination implant in said epitaxial layer of SiC.

14. The method of claim 13 wherein said boron (B) termination implant is formed by high temperature rapid thermal annealing activation (HTRTA).

15. The method of claim 9 further comprising forming a backside phosphorous (P) implant in said epitaxial layer of SiC.

16. The method of claim 9 wherein said layer of molybdenum (Mo) has a thickness that is between 500 angstroms and 2000 angstroms.

17. A Schottky diode comprising:

a substrate;
an epitaxial layer located adjacent to and above said substrate;
an edge termination implant formed in a termination region of said epitaxial layer below a passivation layer;
a Schottky contact formed on said epitaxial layer, wherein said Schottky contact comprises a layer of molybdenum;
an ohmic contact formed above said Schottky contact that contacts said passivation layer and said Schottky contact and overlies portions of said termination region;
a backside ohmic contact formed on a backside of said substrate;
forming a layer of amorphous silicon that has a top surface that fully lies underneath and contacts a bottom surface of said ohmic contact and a side surface of said passivation layer wherein at least a portion of said bottom surface of said ohmic contact lies above a structure other than said amorphous silicon; and
a polyimide layer formed to contact top and side surfaces of said ohmic contact and a surface of said layer of amorphous silicon and over said Schottky contact wherein said layer of amorphous silicon contacts portions of said Schottky contact.

18. The diode of claim 17 wherein said diode provides greater forward current conduction with less forward voltage applied than a similar diode comprising a Schottky contact made of titanium.

19. The diode of claim 17 further comprising an ohmic contact located above said layer of molybdenum wherein material used to form said ohmic contact is selected from the group consisting of aluminum (Al), nickel (Ni), titanium (Ti), tungsten (W), copper (Cu) and gold (Au).

20. The diode of claim 19 wherein said ohmic contact is formed using a wire bonding process and comprises an aluminum top layer formed over a molybdenum barrier metal which are annealed together during the Schottky contact annealing step using a temperature in the range of 300-700° C.

21. The diode of claim 17 further comprising forming a boron (B) termination implant in said epitaxial layer of SiC.

22. The diode of claim 20 wherein said boron (B) termination implant is formed using (HTRTA) high temperature rapid thermal annealing with a temperature in excess of 1550° C.

23. The diode of claim 17 further comprising forming a backside phosphorous (P) termination implant in said epitaxial layer of SiC.

24. The diode of claim 17 wherein said layer of molybdenum (Mo) has a thickness that is between 500 angstroms and 2000 angstroms.

Referenced Cited
U.S. Patent Documents
4036672 July 19, 1977 Kobayashi
4206540 June 10, 1980 Gould
4618871 October 21, 1986 Mitlehner
4648175 March 10, 1987 Metz, Jr. et al.
4672738 June 16, 1987 Stengl et al.
4796084 January 3, 1989 Kamasaki et al.
4862244 August 29, 1989 Yamagishi
4903189 February 20, 1990 Ngo et al.
4990994 February 5, 1991 Furukawa et al.
5003372 March 26, 1991 Kim et al.
5047833 September 10, 1991 Gould
5113237 May 12, 1992 Stengl
5233215 August 3, 1993 Baliga
5323040 June 21, 1994 Baliga
5362975 November 8, 1994 von Windheim et al.
5384470 January 24, 1995 Tachibana et al.
5436174 July 25, 1995 Baliga et al.
5527745 June 18, 1996 Dixit et al.
5689128 November 18, 1997 Hshieh et al.
5712502 January 27, 1998 Mitlehner et al.
5747831 May 5, 1998 Loose et al.
5753938 May 19, 1998 Thapar et al.
5789311 August 4, 1998 Ueno et al.
5801836 September 1, 1998 Bakowski et al.
5914500 June 22, 1999 Bakowski et al.
5915179 June 22, 1999 Etou et al.
5932894 August 3, 1999 Bakowski et al.
5977605 November 2, 1999 Bakowsky et al.
6040237 March 21, 2000 Bakowski et al.
6040600 March 21, 2000 Uenishi et al.
6040617 March 21, 2000 Patel
6100572 August 8, 2000 Kinzer
6150246 November 21, 2000 Parsons
6177712 January 23, 2001 Miyasaka
6207591 March 27, 2001 Aoki et al.
6229194 May 8, 2001 Lizotte
6303986 October 16, 2001 Shook
6320205 November 20, 2001 Pfirsch et al.
6330967 December 18, 2001 Milewski et al.
6353252 March 5, 2002 Yasuhara et al.
6362495 March 26, 2002 Schoen et al.
6373076 April 16, 2002 Alok et al.
6410958 June 25, 2002 Usui et al.
6432750 August 13, 2002 Jeon et al.
6441455 August 27, 2002 Dutta
6498368 December 24, 2002 Sakamoto et al.
6509240 January 21, 2003 Ren et al.
6514782 February 4, 2003 Wierer, Jr. et al.
6562647 May 13, 2003 Zandman et al.
6573534 June 3, 2003 Kumar et al.
6573537 June 3, 2003 Steigerwald et al.
6586801 July 1, 2003 Onishi et al.
6605862 August 12, 2003 Van Dalen et al.
6621122 September 16, 2003 Qu
6622380 September 23, 2003 Grigg
6624522 September 23, 2003 Standing et al.
6630698 October 7, 2003 Deboy et al.
6635944 October 21, 2003 Stoisiek
6673662 January 6, 2004 Singh
6674126 January 6, 2004 Iwamoto et al.
6683347 January 27, 2004 Fujihira
6700141 March 2, 2004 Iwamoto et al.
6713813 March 30, 2004 Marchant
6740931 May 25, 2004 Okumura et al.
6762455 July 13, 2004 Oppermann et al.
6764906 July 20, 2004 Darwish
6768170 July 27, 2004 Zhou
6791167 September 14, 2004 Hayashi et al.
6812282 November 2, 2004 Chang et al.
6828609 December 7, 2004 Deboy et al.
6844571 January 18, 2005 Krames et al.
6849900 February 1, 2005 Aida et al.
6897133 May 24, 2005 Collard
6936850 August 30, 2005 Friedrichs et al.
6949454 September 27, 2005 Swanson et al.
6960829 November 1, 2005 Hogerl
6979862 December 27, 2005 Henson
6992340 January 31, 2006 Tanaka
7034376 April 25, 2006 Okada et al.
7073890 July 11, 2006 Cabal et al.
7166890 January 23, 2007 Sridevan
7173284 February 6, 2007 Kumar et al.
7262434 August 28, 2007 Okamura et al.
7265045 September 4, 2007 Lee et al.
7265388 September 4, 2007 Fukuda et al.
7299538 November 27, 2007 Tactic-Lucic
7315081 January 1, 2008 Standing
7394158 July 1, 2008 Carta et al.
7411218 August 12, 2008 Seng et al.
7492003 February 17, 2009 Kinzer
7507650 March 24, 2009 Nakamura et al.
7649213 January 19, 2010 Hatakeyama et al.
7687907 March 30, 2010 Okuda et al.
7718470 May 18, 2010 Hsu
7777292 August 17, 2010 Ota et al.
7812441 October 12, 2010 Carta et al.
7834376 November 16, 2010 Carta et al.
8368165 February 5, 2013 Richieri
8368211 February 5, 2013 Standing et al.
8368223 February 5, 2013 Standing
20010043172 November 22, 2001 McGrath et al.
20010052601 December 20, 2001 Onishi et al.
20020063281 May 30, 2002 Tihanyl
20020064930 May 30, 2002 Ishikawa
20020076851 June 20, 2002 Eden et al.
20020109211 August 15, 2002 Shinohara
20020171087 November 21, 2002 Krames et al.
20020179909 December 5, 2002 Uchida et al.
20030006425 January 9, 2003 Bol et al.
20030042538 March 6, 2003 Kumar et al.
20030075783 April 24, 2003 Yoshihara et al.
20030119300 June 26, 2003 Chiu et al.
20030127747 July 10, 2003 Kajiwara et al.
20030162355 August 28, 2003 Sankin et al.
20030168734 September 11, 2003 Fang
20030176031 September 18, 2003 Onishi et al.
20030183895 October 2, 2003 Okamura et al.
20040012930 January 22, 2004 Grigg
20040051118 March 18, 2004 Bruhns et al.
20040063240 April 1, 2004 Madrid et al.
20040070060 April 15, 2004 Mamitsu et al.
20040104489 June 3, 2004 Larking
20040110330 June 10, 2004 Collard
20040113264 June 17, 2004 Akerling et al.
20040135178 July 15, 2004 Onose et al.
20040145380 July 29, 2004 Babcock et al.
20040150040 August 5, 2004 Nitta et al.
20040169262 September 2, 2004 Oliver et al.
20040207092 October 21, 2004 Burrell et al.
20040212011 October 28, 2004 Ryu
20040212093 October 28, 2004 Chopra et al.
20040245570 December 9, 2004 Ninomiya
20040262685 December 30, 2004 Zingg
20050012143 January 20, 2005 Tanaka et al.
20050023680 February 3, 2005 Wang et al.
20050029557 February 10, 2005 Hatakeyama et al.
20050034888 February 17, 2005 Hoffmann et al.
20050067630 March 31, 2005 Zhao
20050072984 April 7, 2005 Kwak et al.
20050077615 April 14, 2005 Yu et al.
20050082570 April 21, 2005 Sridevan
20050082611 April 21, 2005 Peake et al.
20050091988 May 5, 2005 Stewart et al.
20050116344 June 2, 2005 Humpston
20050136635 June 23, 2005 Savastiouk et al.
20050139947 June 30, 2005 Okada et al.
20050200011 September 15, 2005 Standing et al.
20050230715 October 20, 2005 Hoshino et al.
20050253168 November 17, 2005 Wu et al.
20060003514 January 5, 2006 Richieri
20060065899 March 30, 2006 Hatakeyama et al.
20060086939 April 27, 2006 Carta et al.
20060145283 July 6, 2006 Zhu et al.
20060145319 July 6, 2006 Sun et al.
20060214242 September 28, 2006 Carta et al.
20060220027 October 5, 2006 Takahashi et al.
20060226504 October 12, 2006 Hatakeyama et al.
20060255423 November 16, 2006 Ryu et al.
20070222025 September 27, 2007 Husain et al.
20070228505 October 4, 2007 Mazzola et al.
20080237608 October 2, 2008 Richieri
20080286968 November 20, 2008 Carta et al.
20090067630 March 12, 2009 Daemen et al.
20090104738 April 23, 2009 Ring et al.
20100068855 March 18, 2010 Saxler et al.
20110248284 October 13, 2011 Carta et al.
20110278591 November 17, 2011 Carta et al.
20140042459 February 13, 2014 Richieri
Foreign Patent Documents
19840032 November 1999 DE
100 02 362 August 2001 DE
0604194 June 1994 EP
0681326 November 1995 EP
0958923 November 1999 EP
1349202 January 2003 EP
1739753 January 2007 EP
1739753 March 2007 EP
2579023 September 1986 FR
7302896 November 1995 JP
09-036393 February 1997 JP
11087690 March 1999 JP
11087698 March 1999 JP
11348355 December 1999 JP
2000-022178 January 2000 JP
2001313391 November 2001 JP
2002-118268 April 2002 JP
2002158363 May 2002 JP
2002261295 September 2002 JP
2003074951 March 2003 JP
2003258271 September 2003 JP
2003273127 September 2003 JP
2004079988 March 2004 JP
2004-111759 April 2004 JP
2004099898 April 2004 JP
2004-221513 August 2004 JP
2005079339 March 2005 JP
2005286197 October 2005 JP
2005-311347 November 2005 JP
2006-100593 April 2006 JP
97/27626 July 1997 WO
0038242 June 2000 WO
0143172 June 2001 WO
03038906 May 2003 WO
2005091988 October 2005 WO
2005093840 October 2005 WO
2006047382 May 2006 WO
2006074382 July 2006 WO
Other references
  • International Search Report for PCT/US05/38118 dated Feb. 6, 2007.
  • Fukuda Kenji, et al., Espacenet Bibliographic Data: Abstract of JP2005079339 (A), Mar. 24, 2005, 2 pages, European Patent Office, http://worldwide.espacenet.com.
  • Maeyama Yusuke, et al., Espacenet Bibliographic Data: Abstract of JP2005286197 (A), Oct. 13, 2005, 2 pages, European Patent Office, http://worldwide.espacenet.com.
Patent History
Patent number: 9496420
Type: Grant
Filed: Jul 31, 2007
Date of Patent: Nov 15, 2016
Patent Publication Number: 20080237608
Assignee: Vishay-Siliconix (Santa Clara, CA)
Inventor: Giovanni Richieri (Via San Pancrazio)
Primary Examiner: Lex Malsawma
Assistant Examiner: Eric Jones
Application Number: 11/888,452
Classifications
Current U.S. Class: With Means To Prevent Edge Breakdown (257/483)
International Classification: H01L 21/28 (20060101); H01L 21/44 (20060101); H01L 29/872 (20060101); H01L 29/16 (20060101); H01L 29/47 (20060101); H01L 29/66 (20060101); H01L 29/06 (20060101);