Methods of forming memory arrays
Some embodiments include a memory array having a first series of access/sense lines which extend along a first direction, a second series of access/sense lines over the first series of access/sense lines and which extend along a second direction substantially orthogonal to the first direction, and memory cells vertically between the first and second series of access/sense lines. Each memory cell is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series. The memory cells have programmable material. At least some of the programmable material within each memory cell is a polygonal structure having a sidewall that extends along a third direction which is different from the first and second directions. Some embodiments include methods of forming memory arrays.
Latest Micron Technology, Inc. Patents:
- Methods of Forming Integrated Assemblies Having Conductive Material Along Sidewall Surfaces of Semiconductor Pillars
- SEMICONDUCTOR DEVICE HAVING CONTACT PLUG CONNECTED TO WORD LINE
- Integrated Assemblies and Methods of Forming Integrated Assemblies
- Usage-Based Disturbance Counter Repair
- Data Masking for Pulse Amplitude Modulation
This patent resulted from a divisional of U.S. patent application Ser. No. 14/295,770 which was filed Jun. 4, 2014, now U.S. Pat. No. 9,343,506, which are hereby incorporated by reference.
TECHNICAL FIELDMemory arrays and methods of forming memory arrays.
BACKGROUNDMemory is one type of integrated circuitry, and is used in systems for storing data. Memory is usually fabricated in one or more arrays of individual memory cells. The memory cells are configured to retain or store information in at least two different selectable states. In a binary system, the states are considered as either a “0” or a “1”. In other systems, at least some individual memory cells may be configured to store more than two levels or states of information.
Integrated circuit fabrication continues to strive to produce smaller and denser integrated circuits. Accordingly, there has been substantial interest in memory cells that can be utilized in structures having programmable material between a pair of electrodes; where the programmable material has two or more selectable resistive states to enable storing of information. Examples of such memory cells are resistive RAM (RRAM) cells, phase change RAM (PCRAM) cells, and programmable metallization cells (PMCs)—which may be alternatively referred to as a conductive bridging RAM (CBRAM) cells, nanobridge memory cells, or electrolyte memory cells. The memory cell types are not mutually exclusive. For example, RRAM may be considered to encompass PCRAM and PMCs. Additional example memory includes ferroelectric memory, magnetic RAM (MRAM) and spin-torque RAM.
It would be desirable to develop improved memory arrays, and improved methods of forming memory arrays.
In some embodiments, the invention includes memory arrays in which memory cells are provided within pillars between lower access/sense lines and upper access/sense lines, and in which upper portions of the pillars have different peripheral configurations than lower portions of the pillars. Such configurations may improve structural integrity of the pillars relative to conventional configurations. Some embodiments include new methods of forming memory arrays. Example embodiments are described below with reference to
Referring to
The construction 9 comprises a semiconductor base 4, and an electrically insulative material 6 supported over the base 4. The insulative material 6 is shown spaced from the base 4 to indicate that there may be one or more other materials and/or integrated circuit levels between the base 4 and the insulative material 6.
The base 4 may comprise semiconductor material; and may, for example, comprise, consist essentially of, or consist of monocrystalline silicon. In some embodiments, base 4 may be considered to comprise a semiconductor substrate. The term “semiconductor substrate” means any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductor substrates described above. In some embodiments, base 4 may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication. Some of the materials may be between the shown region of base 4 and the insulative material 6 and/or may be laterally adjacent the shown region of base 4; and may correspond to, for example, one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.
The insulative material 6 may comprise any suitable composition or combination of compositions; including, for example, one or more of various oxides (for instance, silicon dioxide, borophosphosilicate glass, etc.), silicon nitride, etc.
A stack 8 of materials is formed over the insulative material 6. Such stack includes access/sense material 10, first electrode material 12, one or more select device materials 14, and second electrode material 16.
The access/sense material 10 is electrically conductive and may comprise any suitable composition or combination of compositions. In some embodiments, material 10 may comprise, consist essentially of, or consist of one or more of various metals (for example, tungsten, titanium, etc.), metal-containing compositions (for instance, metal nitride, metal carbide, metal silicide, etc.), and conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.). In some embodiments, the access/sense material 10 may be referred to as a first access/sense material to distinguish it from other access/sense materials formed later.
The electrode materials 12 and 16 may comprise any suitable compositions or combinations of compositions; and in some embodiments may comprise, consist essentially of, or consist of carbon. The electrode materials 12 and 16 may be the same as one another in some embodiments, and may differ from one another in other embodiments.
The select device material is ultimately utilized to form select devices suitable for utilization in a memory array. The select devices may be any suitable devices; including, for example, diodes, bipolar junction transistors, field effect transistors, switches, etc. Different materials of the select devices are diagrammatically illustrated in
Referring to
The lines 20-23 may be formed with any suitable processing. For instance, a patterned mask (not shown) may be formed over stack 8, a pattern may be transferred from the mask into the materials of stack 8 with one or more suitable etches, and then the mask may be removed to leave the construction of
The patterned access/sense material 10 forms a series of access/sense lines 24-27. In some embodiments, the lines 24-27 may be referred to as first access/sense lines to distinguish them from other access/sense lines formed later.
Referring to
Referring to
Referring to
The programmable material may comprise any suitable composition. In some embodiments, the programmable material may comprise a phase change material, such as a chalcogenide. For example, the programmable material may comprise germanium, antimony and tellurium; and may correspond to a chalcogenide commonly referred to as GST. In other example embodiments, the programmable material may comprise other compositions suitable for utilization in other types of memory besides phase change memory. For instance, the programmable material may comprise one or more compositions suitable for utilization in CBRAM or other types of resistive RAM.
The programmable material may be formed to any suitable thickness, and in some embodiments may be formed to a vertical thickness of at least about 60 nm; such as, for example, a vertical thickness of from about 60 nm to about 100 nm. Such thicknesses may be significantly greater than conventional thicknesses of programmable material. Ultimately, the programmable material is incorporated into pillars (for instance, pillars described below with reference to
In the shown embodiment, a third electrode material 34 is formed over programmable material 32. The third electrode material may comprise any suitable composition or combination of compositions; and in some embodiments may comprise, consist essentially of, or consist of carbon. The third electrode material 34 may be a same composition as one or both of the first and second electrode materials 12 and 16, or may be a different composition than one or both of electrode materials 12 and 16.
Referring to
The diagonal lines 36-42 may be formed with any suitable processing. For instance, a patterned mask (not shown) may be formed over material 34, a pattern may be transferred from the mask into underlying materials with one or more suitable etches, and then the mask may be removed to leave the construction of
In the embodiment of
The pattern of diagonal lines 36-42 is also transferred through regions of insulative materials 28 and 30. Dashed lines 41 (only some of which are labeled) are provided in
Referring next to
Referring to
Referring to
Referring to
The lines 56-59 may be formed with any suitable processing. For instance, a patterned mask (not shown) may be formed over material 54, a pattern may be transferred from the mask into the material 54 with one or more suitable etches, and then the mask may be removed to leave the construction of
The access/sense lines 56-59 may be referred to as second access/sense lines to distinguish them from the first access/sense lines 24-27.
The pattern of lines 56-59 is transferred into the programmable material 32 and the third electrode material 34. Such singulates the programmable material into individual memory cells 60 (only some of which are labeled), and singulates the third electrode material 34 into electrodes 62 (only some of which are labeled).
The memory cells 60 form a memory array; with each memory cell being uniquely addressed through the combination of an access/sense line from the first series under the memory cells (i.e., the access/sense lines 24-27) and an access/sense line from the second series above the memory cells (i.e., the access/sense lines 56-59). In some embodiments, the access/sense lines 24-27 may correspond to wordlines, and the access/sense lines 56-59 may correspond to bitlines.
The access/sense lines 26 and 57 are diagrammatically illustrated in
The access/sense lines 26 and 57 are also diagrammatically illustrated in
The select devices 44 and memory cells 60 are part of pillars 64 (shown in
Referring next to
The embodiment of
Referring to
The materials 10, 12, 14, 16 and 34 may be the same as those discussed above with reference to
Referring to
Referring to
Referring to
Referring to
A fourth electrode material 72 is formed over programmable material 32b. The fourth electrode material may comprise any of the compositions discussed above regarding electrode materials 12, 16 and 34; and in some embodiments may be a carbon-containing material.
Referring to
The diagonal lines 36-42 may be formed with any suitable processing. For instance, a patterned mask (not shown) may be formed over material 72, a pattern may be transferred from the mask into underlying materials with one or more suitable etches, and then the mask may be removed to leave the construction of
In the shown embodiment, a pattern of diagonal lines 36-42 is transferred partially into stack 70 (
Referring next to
Referring to
Referring to
Referring to
The memory cell structures 60a and 60b are spaced from one another by separating material 34. The structures 60a and 60b, together with material 34, form memory cells 80 of a memory array. The structures 60a and 60b may be considered to be first and second portions of the programmable material of the memory cells 80. The material 34 may be kept very thin so that electrical properties of memory cells 80 are primarily dictated by the first and second portions corresponding to structures 60a and 60b; and in some embodiments the separating material 34 may have a vertical thickness of less than or equal to about 30 nm (such as, for example, a vertical thickness within a range of from about 5 nm to about 30).
In some embodiments, separating material 34 is utilized as an etch stop for the planarization of
Each memory cell 80 is uniquely addressed through the combination of an access/sense line from the first series under the memory cells (i.e., the access/sense lines 24-27) and an access/sense line from the second series above the memory cells (i.e., the access/sense lines 56-59). In some embodiments, the access/sense lines 24-27 may correspond to wordlines, and the access/sense lines 56-59 may correspond to bitlines.
The access/sense lines 26 and 57 are diagrammatically illustrated in
Referring next to
In some embodiments, structures 60a and 60b may be referred to as first and second polygonal structures, respectively; and may be considered to have first and second peripheral shapes which are different relative to one another.
The select device structures 44 have sidewalls parallel to sidewalls of the first polygonal structures 60a. Specifically, the select devices 44 have sidewalls 91 extending along the same axis 43 as the diagonal lines 36-42 of
The processing of
The inclusion of separating material 34 between the programmable material portions 60a and 60b within memory cells 80 may be advantageous in tailoring electrical properties of the memory cells for particular applications. In other applications, it may be desired to omit the separating material, and to have the two portions 60a and 60b directly contacting one another. If the portions 60a and 60b directly contact one another, such portions may comprise different compositions relative to one another in some embodiments, and may comprise the same compositions as one another in other embodiments. For instance, both of the portions 60a and 60b may comprise chalcogenide; and in some embodiments the chalcogenide of portion 60a may be identical to that of portion 60b, while in other embodiments the chalcogenide of one portion may be different from that of the other.
The memory arrays described above with reference to
The memory cells and arrays discussed above may be incorporated into electronic systems. Such electronic systems may be used in, for example, memory modules, device drivers, power modules, communication modems, processor modules, and application-specific modules, and may include multilayer, multichip modules. The electronic systems may be any of a broad range of systems, such as, for example, clocks, televisions, cell phones, personal computers, automobiles, industrial control systems, aircraft, etc.
Unless specified otherwise, the various materials, substances, compositions, etc. described herein may be formed with any suitable methodologies, either now known or yet to be developed, including, for example, atomic layer deposition (ALD), chemical vapor deposition (CVD), physical vapor deposition (PVD), etc.
The terms “dielectric” and “electrically insulative” may be both utilized to describe materials having insulative electrical properties. Both terms are considered synonymous in this disclosure. The utilization of the term “dielectric” in some instances, and the term “electrically insulative” in other instances, is to provide language variation within this disclosure to simplify antecedent basis within the claims that follow, and is not utilized to indicate any significant chemical or electrical differences.
The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.
The cross-sectional side views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings. The cross-sectional plan views do show materials below the planes of the plan views.
When a structure is referred to above as being “on” or “against” another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being “directly on” or “directly against” another structure, there are no intervening structures present. When a structure is referred to as being “connected” or “coupled” to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when a structure is referred to as being “directly connected” or “directly coupled” to another structure, there are no intervening structures present.
Some embodiments include a memory array comprising a first series of access/sense lines extending along a first direction; and a second series of access/sense lines over the first series of access/sense lines and extending along a second direction which is substantially orthogonal to the first direction. The memory array also comprises memory cells vertically between the first and second series of access/sense lines. Each memory cell is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series. The memory cells comprise programmable material. At least some of the programmable material within each memory cell is a polygonal structure having a sidewall that extends along a third direction which is different from the first and second directions.
Some embodiments include a method of forming a memory array. First access/sense material is formed over a semiconductor substrate. The first access/sense material is patterned into first lines which extend along a first direction. The first lines comprise a first series of access/sense lines. Programmable material is formed over the first lines. The programmable material is patterned into diagonal lines that cross the first lines. The diagonal lines extend along a diagonal direction that is not parallel to the first direction and that is not orthogonal to the first direction. Second access/sense material is formed over the diagonal lines. The second access/sense material is patterned into second lines which extend along a second direction. The second direction is substantially orthogonal to the first direction. The second lines comprise a second series of access/sense lines. A pattern from the second lines is transferred into the programmable material to singulate the programmable material into individual memory cells. The programmable material within the memory cells has sidewalls which extend diagonally relative to sidewalls of the access/sense lines of the first and series. Each of the memory cells is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series.
Some embodiments include a method of forming a memory array. A stack is formed over a semiconductor substrate. The stack comprises a first region of programmable material over a first access/sense material. The stack is patterned into first lines which extend along a first direction. The first lines comprise a first series of access/sense lines. A second region of programmable material is formed over the first lines. The second region of programmable material is patterned into diagonal lines that cross the first lines. The diagonal lines extend along a diagonal direction that is not parallel to the first direction and that is not orthogonal to the first direction. A pattern from the diagonal lines is transferred into the first region of the programmable material to singulate the first region of the programmable material into first programmable material portions of memory cells. The first programmable material portions are configured as first polygonal structures having a first peripheral shape; Second access/sense material is formed over the diagonal lines. The second access/sense material is patterned into second lines which extend along a second direction. The second direction is substantially orthogonal to the first direction. The second lines comprise a second series of access/sense lines. A pattern from the second lines is transferred into the second region of the programmable material to singulate the second region of the programmable material into second programmable material portions of the memory cells. The second programmable material portions are configured as second polygonal structures having a second peripheral shape different from the first peripheral shape. Each of the memory cells is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series.
In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.
Claims
1. A method of forming a memory array, comprising:
- forming first access/sense material over a semiconductor substrate;
- patterning the first access/sense material into first lines extending along a first direction; the first lines comprising a first series of access/sense lines;
- forming programmable material over the first lines;
- patterning the programmable material into diagonal lines that cross the first lines; the diagonal lines extending along a diagonal direction that is not parallel to the first direction and that is not orthogonal to the first direction;
- forming second access/sense material over the diagonal lines;
- patterning the second access/sense material into second lines extending along a second direction; the second direction being substantially orthogonal to the first direction; the second lines comprising a second series of access/sense lines; and
- transferring a pattern from the second lines into the programmable material to singulate the programmable material into individual memory cells; the programmable material within the memory cells having sidewalls which extend diagonally relative to sidewalls of the access/sense lines of the first and second series; each of the memory cells being uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series.
2. The method of claim 1 wherein the diagonal direction is about 45° offset from the first and second directions.
3. The method of claim 1 comprising:
- forming a stack comprising select device material over the first access/sense material;
- patterning the stack into the first lines extending along the first direction; and transferring the pattern from the diagonal lines into the select device material to singulate the select device material into a plurality of select devices.
4. The method of claim 3 wherein the stack comprises a first carbon-containing electrode material below the select device material and a second carbon-containing electrode material above the select device material; and wherein the pattern from the diagonal lines is transferred through the first and second carbon-containing electrode materials to singulate the first and second carbon-containing electrode materials into first and second carbon-containing electrodes, respectively, below and above the select devices.
5. The method of claim 4 wherein the programmable material is formed directly against the second carbon-containing electrode material.
6. The method of claim 4 wherein:
- one or more insulative materials are formed over and between the first lines;
- planarization is utilized to remove the insulative materials from over the first lines and expose a surface of the second-carbon-containing material; and
- the programmable material is formed directly against the exposed surface.
7. The method of claim 6 wherein third carbon-containing electrode material is formed over the programmable material and is patterned with the programmable material by transferring a pattern from the second lines through the third carbon-containing electrode material; the patterning of the third carbon-containing electrode material singulating the third carbon-containing electrode material into third carbon-containing electrodes.
8. The method of claim 7 wherein the second access/sense material is formed directly against the third carbon-containing electrode material.
9. The method of claim 1 wherein the programmable material comprises phase change material.
10. The method of claim 1 wherein the programmable material comprises chalcogenide.
11. The method of claim 1 wherein the programmable material comprises germanium, antimony and tellurium.
12. A method of forming a memory array, comprising:
- forming a stack over a semiconductor substrate; the stack comprising a first region of programmable material over a first access/sense material;
- patterning the stack into first lines extending along a first direction; the first lines comprising a first series of access/sense lines;
- forming a second region of programmable material over the first lines;
- patterning the second region of programmable material into diagonal lines that cross the first lines; the diagonal lines extending along a diagonal direction that is not parallel to the first direction and that is not orthogonal to the first direction;
- transferring a pattern from the diagonal lines into the first region of the programmable material to singulate the first region of the programmable material into first programmable material portions of memory cells; the first programmable material portions being configured as first polygonal structures having a first peripheral shape;
- forming second access/sense material over the diagonal lines;
- patterning the second access/sense material into second lines extending along a second direction; the second direction being substantially orthogonal to the first direction; the second lines comprising a second series of access/sense lines;
- transferring a pattern from the second lines into the second region of the programmable material to singulate the second region of the programmable material into second programmable material portions of the memory cells; the second programmable material portions being configured as second polygonal structures having a second peripheral shape different from the first peripheral shape; and
- wherein each of the memory cells is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series.
13. The method of claim 12 wherein the first and second regions of programmable material are a same composition as one another.
14. The method of claim 13 wherein:
- the stack comprises separating material over the first region of programmable material;
- the second region of programmable material is formed over the separating material; and
- the memory cells comprise the second programmable material portions spaced from the first programmable material portions by the separating material.
15. The method of claim 14 wherein the separating material comprises carbon.
16. The method of claim 12 wherein the first and second regions of programmable material are different compositions relative to one another.
17. The method of claim 12 wherein the stack comprises select device material between the first access/sense material and the first region of programmable material; and wherein the pattern from the diagonal lines is transferred into the select device material to singulate the select device material into a plurality of select devices.
18. A method of forming a memory array, comprising:
- forming first access/sense material over a semiconductor substrate;
- patterning the first access/sense material into first lines extending laterally relative to an upper surface of the substrate along a first direction; the first lines comprising a first series of access/sense lines;
- forming programmable material over the first lines;
- patterning the programmable material into diagonal lines that cross the first lines; the diagonal lines extending along a diagonal direction that is not parallel to the first direction and that is not orthogonal to the first direction;
- forming second access/sense material over the diagonal lines;
- patterning the second access/sense material into second lines extending along a second direction; the second direction being substantially orthogonal to the first direction; the second lines comprising a second series of access/sense lines; and
- singulating the programmable material into individual memory cells that extend vertically upward relative to the upper surface of the substrate; the programmable material within the memory cells having sidewalls which extend diagonally relative to sidewalls of the access/sense lines of the first and second series.
19. The method of claim 18 wherein the programmable material is a phase change material.
20. The method of claim 18 wherein each of the memory cells is uniquely addressed by a combination of an access/sense line from the first series and an access/sense line from the second series.
4080719 | March 28, 1978 | Wilting |
4499557 | February 12, 1985 | Holmberg |
4752118 | June 21, 1988 | Johnson |
4849247 | July 18, 1989 | Scanlon et al. |
4987099 | January 22, 1991 | Flanner |
5055423 | October 8, 1991 | Smith et al. |
5166758 | November 24, 1992 | Ovshinsky et al. |
5168332 | December 1, 1992 | Kunishima et al. |
5341328 | August 23, 1994 | Ovshinsky et al. |
5895963 | April 20, 1999 | Yamazaki |
5912839 | June 15, 1999 | Ovshinsky et al. |
6143670 | November 7, 2000 | Cheng et al. |
6611453 | August 26, 2003 | Ning |
6613604 | September 2, 2003 | Maimon et al. |
6661330 | December 9, 2003 | Young |
6664182 | December 16, 2003 | Jeng |
6692898 | February 17, 2004 | Ning |
6700211 | March 2, 2004 | Gonzalez et al. |
6764894 | July 20, 2004 | Lowrey |
6815704 | November 9, 2004 | Chen |
6906940 | June 14, 2005 | Lue |
7148140 | December 12, 2006 | Leavy et al. |
7169624 | January 30, 2007 | Hsu |
7332401 | February 19, 2008 | Moore et al. |
7422926 | September 9, 2008 | Pellizzer et al. |
7453111 | November 18, 2008 | Ryoo et al. |
7619933 | November 17, 2009 | Sarin |
7638787 | December 29, 2009 | An et al. |
7646631 | January 12, 2010 | Lung |
7719039 | May 18, 2010 | Muralidhar et al. |
7772680 | August 10, 2010 | Manning |
7773413 | August 10, 2010 | Shalvi |
7785978 | August 31, 2010 | Smythe |
7800092 | September 21, 2010 | Liu et al. |
7803655 | September 28, 2010 | Johnson et al. |
7838341 | November 23, 2010 | Dennison |
7867832 | January 11, 2011 | Yang et al. |
7888711 | February 15, 2011 | Cheung et al. |
7915602 | March 29, 2011 | Sato |
7919766 | April 5, 2011 | Lung |
7935553 | May 3, 2011 | Scheuerlein et al. |
7974115 | July 5, 2011 | Jeong et al. |
8013319 | September 6, 2011 | Chang |
8110822 | February 7, 2012 | Chen |
8486743 | July 16, 2013 | Bresolin et al. |
8507353 | August 13, 2013 | Oh et al. |
8546231 | October 1, 2013 | Pellizzer et al. |
8614433 | December 24, 2013 | Lee et al. |
8723155 | May 13, 2014 | Redaelli et al. |
8765555 | July 1, 2014 | Van Gerpen |
8822969 | September 2, 2014 | Hwang |
9299930 | March 29, 2016 | Redaelli |
20020017701 | February 14, 2002 | Klersy et al. |
20020173101 | November 21, 2002 | Shau |
20020177292 | November 28, 2002 | Dennison |
20040178425 | September 16, 2004 | Kato |
20040188668 | September 30, 2004 | Hamann et al. |
20050006681 | January 13, 2005 | Okuno |
20050110983 | May 26, 2005 | Jeong et al. |
20050117397 | June 2, 2005 | Morimoto |
20050162881 | July 28, 2005 | Stasiak |
20060073631 | April 6, 2006 | Karpov et al. |
20060073652 | April 6, 2006 | Pellizzer et al. |
20060076548 | April 13, 2006 | Park et al. |
20060110888 | May 25, 2006 | Cho et al. |
20060113520 | June 1, 2006 | Yamamoto et al. |
20060157679 | July 20, 2006 | Scheuerlein |
20060157682 | July 20, 2006 | Scheuerlein |
20060186440 | August 24, 2006 | Wang et al. |
20060226409 | October 12, 2006 | Burr |
20060284279 | December 21, 2006 | Lung et al. |
20060286709 | December 21, 2006 | Lung et al. |
20070008773 | January 11, 2007 | Scheuerlein |
20070012905 | January 18, 2007 | Huang |
20070029676 | February 8, 2007 | Takaura et al. |
20070054486 | March 8, 2007 | Yang |
20070075347 | April 5, 2007 | Lai et al. |
20070075359 | April 5, 2007 | Yoon et al. |
20070108431 | May 17, 2007 | Chen et al. |
20070158698 | July 12, 2007 | Dennison et al. |
20070224726 | September 27, 2007 | Chen et al. |
20070235708 | October 11, 2007 | Elmegreen et al. |
20070272913 | November 29, 2007 | Scheuerlein |
20070279974 | December 6, 2007 | Dennison et al. |
20080014733 | January 17, 2008 | Liu |
20080017842 | January 24, 2008 | Happ et al. |
20080043520 | February 21, 2008 | Chen |
20080054470 | March 6, 2008 | Amano et al. |
20080064200 | March 13, 2008 | Johnson et al. |
20080067485 | March 20, 2008 | Besana et al. |
20080067486 | March 20, 2008 | Karpov et al. |
20080093703 | April 24, 2008 | Yang et al. |
20080101109 | May 1, 2008 | Haring-Bolivar et al. |
20080105862 | May 8, 2008 | Lung et al. |
20080123394 | May 29, 2008 | Lee et al. |
20080128677 | June 5, 2008 | Park et al. |
20080137400 | June 12, 2008 | Chen et al. |
20080138929 | June 12, 2008 | Lung |
20080157053 | July 3, 2008 | Lai et al. |
20080197394 | August 21, 2008 | Caspary et al. |
20090008621 | January 8, 2009 | Lin et al. |
20090017577 | January 15, 2009 | An et al. |
20090032794 | February 5, 2009 | Hsiao |
20090039333 | February 12, 2009 | Chang et al. |
20090072213 | March 19, 2009 | Elmegreen et al. |
20090072341 | March 19, 2009 | Liu et al. |
20090091971 | April 9, 2009 | Dennison et al. |
20090101883 | April 23, 2009 | Lai et al. |
20090108247 | April 30, 2009 | Takaura et al. |
20090115020 | May 7, 2009 | Yang et al. |
20090127538 | May 21, 2009 | Ryoo et al. |
20090147564 | June 11, 2009 | Lung |
20090166601 | July 2, 2009 | Czubatyj et al. |
20090194757 | August 6, 2009 | Lam et al. |
20090194758 | August 6, 2009 | Chen |
20090230378 | September 17, 2009 | Ryoo et al. |
20090230505 | September 17, 2009 | Dennison |
20090298222 | December 3, 2009 | Lowrey et al. |
20090302300 | December 10, 2009 | Chang et al. |
20090321706 | December 31, 2009 | Happ et al. |
20100001248 | January 7, 2010 | Wouters et al. |
20100001253 | January 7, 2010 | Arnold et al. |
20100019221 | January 28, 2010 | Lung et al. |
20100054029 | March 4, 2010 | Happ et al. |
20100055830 | March 4, 2010 | Chen et al. |
20100065530 | March 18, 2010 | Walker et al. |
20100065804 | March 18, 2010 | Park |
20100072447 | March 25, 2010 | Lung |
20100072453 | March 25, 2010 | Jeong et al. |
20100107403 | May 6, 2010 | Aubel et al. |
20100151652 | June 17, 2010 | Lung et al. |
20100163830 | July 1, 2010 | Chang et al. |
20100163833 | July 1, 2010 | Borghi et al. |
20100165719 | July 1, 2010 | Pellizzer |
20100176368 | July 15, 2010 | Ko et al. |
20100176911 | July 15, 2010 | Park et al. |
20100203672 | August 12, 2010 | Eun et al. |
20100207168 | August 19, 2010 | Sills et al. |
20100213431 | August 26, 2010 | Yeh et al. |
20100221874 | September 2, 2010 | Kuo et al. |
20100243980 | September 30, 2010 | Fukumizu |
20100254175 | October 7, 2010 | Scheuerlein |
20100270529 | October 28, 2010 | Lung |
20100301303 | December 2, 2010 | Wang et al. |
20100301304 | December 2, 2010 | Chen et al. |
20100301417 | December 2, 2010 | Cheng et al. |
20100308296 | December 9, 2010 | Pirovano et al. |
20100323490 | December 23, 2010 | Sreenivasan et al. |
20100327251 | December 30, 2010 | Park |
20110001114 | January 6, 2011 | Zanderighi et al. |
20110031461 | February 10, 2011 | Kang et al. |
20110068318 | March 24, 2011 | Ishibashi et al. |
20110074538 | March 31, 2011 | Wu et al. |
20110092041 | April 21, 2011 | Lai et al. |
20110155984 | June 30, 2011 | Redaelli et al. |
20110155985 | June 30, 2011 | Oh et al. |
20110193042 | August 11, 2011 | Maxwell |
20110193049 | August 11, 2011 | Iwakaji et al. |
20110215436 | September 8, 2011 | Tang et al. |
20110284815 | November 24, 2011 | Kim et al. |
20110300685 | December 8, 2011 | Horii et al. |
20110312178 | December 22, 2011 | Watanabe et al. |
20120091422 | April 19, 2012 | Choi et al. |
20120126196 | May 24, 2012 | Pio |
20120241705 | September 27, 2012 | Bresolin et al. |
20120248504 | October 4, 2012 | Liu |
20120256150 | October 11, 2012 | Zagrebelny |
20120256151 | October 11, 2012 | Liu et al. |
20120273742 | November 1, 2012 | Minemura |
20120305875 | December 6, 2012 | Shim |
20120313067 | December 13, 2012 | Lee |
20130099888 | April 25, 2013 | Redaelli et al. |
20130126812 | May 23, 2013 | Redaelli |
20130126816 | May 23, 2013 | Tang et al. |
20130126822 | May 23, 2013 | Pellizzer et al. |
20130277796 | October 24, 2013 | Yang et al. |
20130285002 | October 31, 2013 | Van Gerpen et al. |
20140117302 | May 1, 2014 | Goswami |
20140206171 | July 24, 2014 | Redaelli |
20140217350 | August 7, 2014 | Liu et al. |
20150279906 | October 1, 2015 | Lindenberg et al. |
20150349255 | December 3, 2015 | Pellizzer et al. |
20150357380 | December 10, 2015 | Pellizzer |
20160111639 | April 21, 2016 | Wells |
WO 2005/041196 | May 2005 | WO |
WO 2010/073904 | July 2010 | WO |
WO 2013/039496 | March 2013 | WO |
PCT/US2012/063962 | May 2014 | WO |
PCT/US2014/011250 | August 2015 | WO |
- EP 12850697.9 Search Report, Jun. 9, 2015, Micron Technology, Inc.
- PCT/US2012/063962 Search Report, Mar. 18, 2013, Micron Technology, Inc.
- PCT/US2012/063962 Writ. Opin., Mar. 18, 2013, Micron Technology, Inc.
- PCT/US2014/011250 Search Report, May 19, 2014, Micron Technology, Inc.
- PCT/US2014/011250 Writ. Opin., Jun. 19, 2014, Micron Technology, Inc.
- Bez, “Chalcogenide PCM: a Memory Technology for Next Decade”, IEEE, 2009, pp. 5.1.1-5.1.4.
- Czubatyj et al., “Current Reduction in Ovonic Memory Devices”, downloaded prior to Nov. 17, 2011 from www.epcos.org/library/papers/pdC2006/pdf.../Czubatyj.pdf, 10 pages.
- Fazio, “Future Directions of Non-Volatile Memory in Compute Applications”, IEEE, 2009, pp. 27.7.1-27.7.4.
- Happ et al., “Novel One-Mask Self-Heating Pillar Phase Change Memory”, IEEE, 2006 Symposium on 5 VLSI Technology Digest of Technical Papers; 2 pp.
- Lee et al., “Programming Disturbance and Cell Scaling in Phase Change Memory: For up to 16nm based 4F2 Cell”, IEEE, 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 199-200.
- Raoux et al., “Effect of Ion Implantation on Crystallization Properties of Phase Change Materials”, presented at E\PCOS2010 Conference, Sep. 6-7, 2010, Politecnico di Milano, Milan, IT, 8 pages.
- Russo et al., “Modeling of Programming and Read Performance in Phase-Change Memories—Part II: Program Disturb and Mixed-Scaling Approach”, IEEE Transactions on Electron Devices, vol. 55(2), Feb. 2008, pp. 515-522.
- Servalli, “A 45nm Generation Phase Change Memory Technology”, IEEE 2009, pp. IEDM09-113-116.
- Villa et al., “A 45nm 1Gb 1.8V Phase-Change Memory”, 2010 IEEE Intl' Solid-State Circuits Conference, Feb. 9, 2010, pp. 270-271.
- EP 14749460 Supp. Search Rept., Jul. 28, 2016, Micron Technology, Inc.
Type: Grant
Filed: May 3, 2016
Date of Patent: Jun 6, 2017
Patent Publication Number: 20160248010
Assignee: Micron Technology, Inc. (Boise, ID)
Inventor: Fabio Pellizzer (Boise, ID)
Primary Examiner: Thomas L Dickey
Assistant Examiner: Changhyun Yi
Application Number: 15/145,654
International Classification: H01L 45/00 (20060101); H01L 27/24 (20060101);