Socketed integrated circuit package
Latest SGS-Thomson Microelectronics, Inc. Patents:
- Pixel correction system and method for CMOS imagers
- MEMORY MASKING FOR PERIPHERY SALICIDATION OF ACTIVE REGIONS
- Ballast resistance for producing varied emitter current flow along the emitter's injecting edge
- Variable impedance delay elements
- Integrated circuit protected against electrostatic discharges, with variable protection threshold
Description
FIG. 1 is a perspective view of the integrated circuit package;
FIG. 2 is a side elevation view of the integrated circuit package;
FIG. 3 is an end elevation view of the integrated circuit package from its end nearer the lockout key;
FIG. 4 is an end elevation view of the integrated circuit package from its end opposite that from the lockout key;
FIG. 5 is a top plan view of the integrated circuit package; and,
FIG. 6 is a bottom plan view of the integrated circuit package.
Referenced Cited
Patent History
Patent number: D358806
Type: Grant
Filed: Sep 24, 1993
Date of Patent: May 30, 1995
Assignee: SGS-Thomson Microelectronics, Inc. (Carrollton, TX)
Inventors: Harry M. Siegel (Hurst, TX), Michael J. Hundt (Double Oak, TX), Krishnan Kelappan (Carrollton, TX)
Primary Examiner: Joel Sincavage
Attorneys: Rodney M. Anderson, Lisa K. Jorgenson, Richard K. Robinson
Application Number: 0/13,438
Type: Grant
Filed: Sep 24, 1993
Date of Patent: May 30, 1995
Assignee: SGS-Thomson Microelectronics, Inc. (Carrollton, TX)
Inventors: Harry M. Siegel (Hurst, TX), Michael J. Hundt (Double Oak, TX), Krishnan Kelappan (Carrollton, TX)
Primary Examiner: Joel Sincavage
Attorneys: Rodney M. Anderson, Lisa K. Jorgenson, Richard K. Robinson
Application Number: 0/13,438
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)