Lid for a microelectronic package
- IBM
Latest IBM Patents:
- Vertical fin field effect transistor devices with reduced top source/drain variability and lower resistance
- Wide-base magnetic tunnel junction device with sidewall polymer spacer
- Cyclopropeneimines for capture and transfer of carbon dioxide
- Confined bridge cell phase change memory
- Computer enabled modeling for facilitating a user learning trajectory to a learning goal
Description
FIG. 1 is a top plan view of a lid for a microelectronic package showing a first embodiment of my new design;
FIG. 2 is a side elevational view thereof, the opposite side being identical in appearance;
FIG. 3 is a bottom plan view thereof; and,
FIG. 4 is a bottom plan view of a lid for a microelectronic package showing a second embodiment of my new design, the only difference from the first embodiment residing in the appearance of the bottom.
Referenced Cited
Patent History
Patent number: D407382
Type: Grant
Filed: Oct 24, 1996
Date of Patent: Mar 30, 1999
Assignee: International Business Machines Corporation (Armonk, NY)
Inventors: John V. Acciaioli (Tucson, AZ), Myra M. Boenke (Hopewell Junction, NY), Larry D. Gross (Poughkeepsie, NY), Martin Marotti (Carmel, IN), John B. Pavelka (Austin, TX), Roland N. Zapfe (Rochester, MN)
Primary Examiner: Brian N. Vinson
Attorney: Steven J. Soucar
Application Number: 0/61,550
Type: Grant
Filed: Oct 24, 1996
Date of Patent: Mar 30, 1999
Assignee: International Business Machines Corporation (Armonk, NY)
Inventors: John V. Acciaioli (Tucson, AZ), Myra M. Boenke (Hopewell Junction, NY), Larry D. Gross (Poughkeepsie, NY), Martin Marotti (Carmel, IN), John B. Pavelka (Austin, TX), Roland N. Zapfe (Rochester, MN)
Primary Examiner: Brian N. Vinson
Attorney: Steven J. Soucar
Application Number: 0/61,550
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)
International Classification: 1302;
International Classification: 1302;