Process tube for semiconductor device manufacturing apparatus
Latest Tokyo Electron Limited Patents:
- 3D ISOLATION OF A SEGMENTATED 3D NANOSHEET CHANNEL REGION
- METHODS FOR FABRICATING ISOLATION STRUCTURES USING DIRECTIONAL BEAM PROCESS
- INFORMATION PROCESSING APPARATUS AND INFORMATION PROCESSING METHOD
- PLASMA PROCESSING APPARATUS AND PLASMA PROCESSING METHOD
- SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THEREOF
Description
FIG. 1 is an isometric view of a process tube for semiconductor device manufacturing apparatus of the present invention;
FIG. 2 is a front view thereof;
FIG. 3 is a rear view thereof;
FIG. 4 is a left side view thereof;
FIG. 5 is a right side view thereof;
FIG. 6 is a top view thereof;
FIG. 7 is a bottom view thereof;
FIG. 8 is a sectional view along line 8—8 shown in FIG. 6;
FIG. 9 is a sectional view along line 9—9 shown in FIG. 6;
FIG. 10 is a sectional view along line 10—10 shown in FIG. 6; and,
FIG. 11 is a sectional view along line 11—11 shown in FIG. 2.
Claims
The ornamental design for a process tube for semiconductor device manufacturing apparatus, as shown and described.
Referenced Cited
Patent History
Patent number: D520467
Type: Grant
Filed: Apr 29, 2004
Date of Patent: May 9, 2006
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Katsutoshi Ishii (Tokyo), Hiroyuki Matsuura (Tokyo)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Attorney: Smith, Gambrell & Russell, LLP
Application Number: 29/204,407
Type: Grant
Filed: Apr 29, 2004
Date of Patent: May 9, 2006
Assignee: Tokyo Electron Limited (Tokyo)
Inventors: Katsutoshi Ishii (Tokyo), Hiroyuki Matsuura (Tokyo)
Primary Examiner: Stella Reid
Assistant Examiner: Selina Sikder
Attorney: Smith, Gambrell & Russell, LLP
Application Number: 29/204,407
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)