Support of wafer boat for manufacturing semiconductor wafers
Latest Tokyo Electron Limited Patents:
- FORMATION OF LOW-TEMPERATURE AND HIGH-TEMPERATURE IN-SITU DOPED SOURCE AND DRAIN EPITAXY USING SELECTIVE HEATING FOR WRAP-AROUND CONTACT AND VERTICALLY STACKED DEVICE ARCHITECTURES
- SUBSTRATE PROCESSING APPARATUS AND SUBSTRATE PROCESSING METHOD
- COMPUTER PROGRAM, INFORMATION PROCESSING APPARATUS, AND INFORMATION PROCESSING METHOD
- SEPARATION APPARATUS, SEPARATION SYSTEM, AND SEPARATION METHOD
- Processing method and processing system
Description
Claims
The ornamental design for a support of wafer boat for manufacturing semiconductor wafers, as shown and described.
Referenced Cited
Patent History
Patent number: D616394
Type: Grant
Filed: Sep 2, 2009
Date of Patent: May 25, 2010
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Izumi Sato (Oshu)
Primary Examiner: Selina Sikder
Attorney: Burr & Brown
Application Number: 29/342,854
Type: Grant
Filed: Sep 2, 2009
Date of Patent: May 25, 2010
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Izumi Sato (Oshu)
Primary Examiner: Selina Sikder
Attorney: Burr & Brown
Application Number: 29/342,854
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)