Arm for wafer transportation for manufacturing semiconductor
Latest Tokyo Electron Limited Patents:
- SURFACE RELIEF GRATING WITH METAL INSERT
- SUBSTRATE PROCESSING METHOD, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM
- Plasma processing apparatus, power supply system, control method, program, and storage medium
- Method for etching a layer through a patterned mask layer
- Board processing equipment and recovery processing method
Description
The broken lines in the drawings form no part of the claimed design.
Claims
The ornamental design for arm for wafer transportation for manufacturing semiconductor, as shown and described.
Referenced Cited
U.S. Patent Documents
| 5643366 | July 1, 1997 | Somekh et al. |
| 6167322 | December 26, 2000 | Holbrooks |
| 6168669 | January 2, 2001 | Yasuda et al. |
| 6183183 | February 6, 2001 | Goodwin et al. |
| 6216883 | April 17, 2001 | Kobayashi et al. |
| 6293749 | September 25, 2001 | Raaijmakers et al. |
| 6409453 | June 25, 2002 | Brodine et al. |
| 7186297 | March 6, 2007 | Asano |
| D559805 | January 15, 2008 | Hosaka |
| 7334826 | February 26, 2008 | Woodruff et al. |
| D589474 | March 31, 2009 | Ogasawara et al. |
| 7611182 | November 3, 2009 | Kim et al. |
| 7654596 | February 2, 2010 | Mantz |
| 20030169916 | September 11, 2003 | Hayashi et al. |
| 20040182417 | September 23, 2004 | Hamelin et al. |
| 20110146578 | June 23, 2011 | Taniyama |
Patent History
Patent number: D673923
Type: Grant
Filed: Jun 24, 2011
Date of Patent: Jan 8, 2013
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Hideki Kajiwara (Koshi)
Primary Examiner: Selina Sikder
Attorney: Burr & Brown
Application Number: 29/396,042
Type: Grant
Filed: Jun 24, 2011
Date of Patent: Jan 8, 2013
Assignee: Tokyo Electron Limited (Minato-Ku)
Inventor: Hideki Kajiwara (Koshi)
Primary Examiner: Selina Sikder
Attorney: Burr & Brown
Application Number: 29/396,042
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)