Circuit board
Latest SiFive, Inc. Patents:
- CANCELING PREFETCH OF CACHE BLOCKS BASED ON AN ADDRESS AND A BIT FIELD
- Bundling and dynamic allocation of register blocks for vector instructions
- Relative age tracking for entries in a buffer
- DOWNGRADING A PERMISSION ASSOCIATED WITH DATA STORED IN A CACHE
- Re-triggering wake-up to handle time skew between scalar and vector sides
Description
The broken lines in the drawings illustrate unclaimed features of the circuit board and form no part of the claimed design.
Claims
The ornamental design for a circuit board, as shown and described.
Referenced Cited
U.S. Patent Documents
D133882 | September 1942 | Matthews |
2435890 | February 1948 | Lembeck |
3072734 | January 1963 | Fox |
D292698 | November 10, 1987 | DeVita |
5885148 | March 23, 1999 | Vargas |
D422758 | April 11, 2000 | Roche |
D424278 | May 9, 2000 | Douglas |
D430856 | September 12, 2000 | Wilkerson |
D466094 | November 26, 2002 | Marcotte |
D508681 | August 23, 2005 | Enderlein |
D525213 | July 18, 2006 | Enderlein |
D620680 | August 3, 2010 | Thompson |
D647072 | October 18, 2011 | Bentley |
D655890 | March 20, 2012 | Thompson |
8239969 | August 14, 2012 | Fisher |
D764718 | August 23, 2016 | Sibblies |
D774478 | December 20, 2016 | Li |
D775779 | January 10, 2017 | Luque |
D794586 | August 15, 2017 | Takahashi |
D799438 | October 10, 2017 | Takahashi |
D801625 | November 7, 2017 | Elliott |
D804437 | December 5, 2017 | Kantor |
D808611 | January 30, 2018 | Kindall |
D825887 | August 21, 2018 | Blunt |
D834784 | December 4, 2018 | Kang |
D838415 | January 15, 2019 | Dupree |
D852763 | July 2, 2019 | Kneip |
D879730 | March 31, 2020 | Kang |
20170354816 | December 14, 2017 | Huelman |
Patent History
Patent number: D900044
Type: Grant
Filed: Mar 30, 2020
Date of Patent: Oct 27, 2020
Assignee: SiFive, Inc. (San Mateo, CA)
Inventors: Jack Kang (San Mateo, CA), David Lee (San Jose, CA), Jeffrey Mulhausen (McLean, VA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/729,725
Type: Grant
Filed: Mar 30, 2020
Date of Patent: Oct 27, 2020
Assignee: SiFive, Inc. (San Mateo, CA)
Inventors: Jack Kang (San Mateo, CA), David Lee (San Jose, CA), Jeffrey Mulhausen (McLean, VA)
Primary Examiner: Elizabeth J Oswecki
Application Number: 29/729,725
Classifications
Current U.S. Class:
Semiconductor, Transistor Or Integrated Circuit (24) (D13/182)