Thermal sensor
A two-level IR detector imaging array of high fill-factor design. The upper microbridge detector level is spaced above and overlie the integrated circuit and bus lines on the substrate surface below.
Latest Honeywell Inc. Patents:
- Multi tier wireless communication system
- Method and system for transmitting periodic and aperiodic data over a critical avionics databus
- Process variable gauge interface and methods regarding same
- Display screen and method of manufacture therefor
- Cursor control console with rotary knob and method of use
Claims
1. A two-level microbridge bolometer imaging array comprising:
- an array of bolometer pixels on a semiconductor substrate, each one of said pixels having a lower section on the surface of the substrate and a microbridge upper detector plane spaced from and immediately above the lower section;
- said lower section including a semiconductor diode, x and y bus lines and x and y pads;
- said microbridge upper detector plane comprising a bridging dielectric layer having embedded throughout a temperature responsive resistive element having first and second terminals, said microbridge upper detector plane being supported above the lower section by dielectric leg portions which are downward extending continuation of the bridging dielectric layer;
- said first and second terminals being continued down said leg portions to said diode and one of said bus lines.
2. The imaging array according to claim 1 wherein said dielectric layer is of silicon nitride.
3. The imaging array according to claim 2 wherein said silicon nitride layer comprises a first layer beneath said temperature responsive resistive element and a second layer over said first layer and said element.
4. The imaging array according to claim 1 wherein said temperature responsive resistive element is of a nickel-iron alloy.
5. The imaging array according to claim 1 wherein the microbridge upper detector plane is raised about 3 microns above the lower section.
6. The method of fabricating a two-level microbridge bolometer imaging array comprising the steps of:
- forming on a silicon substrate a lower level of diodes and other components, column and row bus conductors, and x and y contact pads covered by a first dielectric;
- opening contact areas through the first dielectric to one of said bus conductors and to one of said diodes contact areas in each pixel of the array, and to said x and y contact pads at the ends of the bus lines;
- coating said first dielectric with a layer of glass;
- cutting narrow valleys through the glass along the array column conductors and removing the glass from outside the area of the array, and sloping the edges of the remaining glass ridges to accept further coating;
- coating the glass ridges and edges with a first thin film layer of silicon nitride;
- opening contact areas through the first layer of silicon nitride to one of said bus conductors, and one of said diodes in each pixel of the array, and to the x and y pads;
- patterning on the first layer of silicon nitride on each pixel and between the bus line contact area and the diode contact area on each pixel, a separation path of resistive metal which has a substantial temperature coefficient of resistance;
- adding a second layer of silicon nitride over the first and over the resistive metal path to passify it, said silicon nitride layers forming an elevated plane;
- cutting a narrow slit through the silicon nitride to the glass between adjoining pixels, and cutting additional narrow slits in each pixel area to provide further access to the glass, and cutting the nitride from the x and y pad areas; and
- dissolving the glass beneath the silicon nitride layers to leave a cavity between the lower level and the elevated plane.
7. The method according to claim 6 wherein said first dielectric is of silicon nitride.
8. The method according to claim 6 wherein the resistive metal is an alloy of nickel-iron.
9. The method according to claim 6 wherein the layer thickness of the glass is about three microns.
10. The method according to claim 6 wherein the cavity is about three microns high..Iadd.11. A two-level microbridge infrared thermal detector apparatus comprising:
- a pixel on a semiconductor substrate, said pixel having a lower section on the surface of said substrate and a microbridge upper detector plane section spaced from and immediately above the lower section;
- said lower section including integrated circuit means;
- said microbridge upper detector section comprising a bridging dielectric layer having mounted thereon a temperature responsive detector having first and second terminals, said microbridge upper detector section being supported above said lower section by dielectric leg portions which are downward extending continuations of the bridging dielectric layer; and
- said first and second terminals being continued down said leg portions to said integrated circuit means..Iaddend..Iadd.12. The detector apparatus according to claim 11 wherein said dielectric layer is of silicon nitride..Iaddend..Iadd.13. The detector apparatus according to claim 12 wherein said silicon nitride layer comprises a first layer beneath said temperature responsive means and a second layer over said first layer and said temperature responsive means..Iaddend..Iadd.14. The detector apparatus according to claim 11 wherein said temperature responsive means is of a nickel-iron alloy type resistive element..Iaddend..Iadd.15. The detector apparatus according to claim 11 wherein the microbridge upper detector section is raised about 3 microns above said lower section..Iaddend..Iadd.16. The detector apparatus according to claim 11 wherein said upper detector plane section includes an infrared absorber coating over said temperature responsive means..Iaddend..Iadd.17. A two-level microbridge uncooled infrared thermal detector array comprising:
- an array of pixels on a semiconductor substrate, each one of said pixels having a lower section on the surface of said substrate and a microbridge upper detector section spaced from and immediately above the lower section;
- said lower section including integrated circuit means;
- said microbridge upper detector section comprising a bridging dielectric layer having mounted thereon a temperature responsive detector having first and second terminals, said microbridge upper detector section being supported above said lower section by dielectric leg portions which are downward extending continuations of the bridging dielectric layer; and
- said first and second terminals being continued down said leg portions to said integrated circuit means..Iaddend..Iadd.18. The detector array according to claim 17 wherein said dielectric layer is of silicon nitride..Iaddend..Iadd.19. The detector array according to claim 18 wherein said silicon nitride layer comprises a first layer beneath said temperature responsive means and a second layer over said first layer and said
temperature responsive means..Iaddend..Iadd.20. The detector array according to claim 17 wherein said temperature responsive means is a nickel-iron alloy type resistive element..Iaddend..Iadd.21. The detector array according to claim 17 wherein the microbridge upper detector section is a plane raised about 3 microns above the lower section..Iaddend..Iadd.22. The detector array according to claim 17 wherein said upper detector section includes an infrared absorber coating over said temperature responsive means..Iaddend..Iadd.23. The method of fabricating an array of two-level microbridge bolometer pixels comprising the steps of:
- forming on a silicon substrate a lower level of integrated circuit means having at least two contacts per pixel covered by a first dielectric;
- opening contact areas for each pixel through said first dielectric to said two contacts of said integrated circuit means;
- coating said first dielectric with a layer of dissolvable material;
- cutting narrow valleys through said dissolvable material to form ridges, removing the dissolvable material from said contacts and from outside the areas of the array, and sloping the edges of the remaining dissolvable material ridges to accent further coating;
- coating the dissolvable material ridges and edges with a first thin film dielectric bridging layer;
- opening contact areas through the first dielectric bridging layer to said contacts;
- depositing on said first dielectric bridging layer of each pixel a thin film layer of resistive material which has a substantial temperature coefficient of resistance;
- patterning a separation path having two ends in said thin film layer of resistive material including connecting, via said sloping edges, said ends of said path respectively, to said contacts;
- adding a second thin film layer of dielectric material over said first bridging layer and over said patterned resistive material path to passify it, said dielectric layers and said resistive material forming an elevated plane;
- cutting a narrow slit through said dielectric layers to the dissolvable material between adjoining pixels, cutting additional narrow slits in each pixel area to provide further access to the dissolvable material; and
- dissolving the dissolvable material beneath said dielectric layers to leave a cavity between said lower level and said elevated plane.
.Iaddend..Iadd. 4. The method according to claim 23 wherein said first dielectric and said bridging dielectric layers are of silicon nitride..Iaddend..Iadd.25. The method according to claim 23 wherein the resistive material is an alloy of nickel-iron..Iaddend..Iadd.26. The method according to claim 23 wherein the layer thickness of the dissolvable material is about three microns..Iaddend..Iadd.27. The method according to claim 23 wherein said cavity is about three microns high..Iaddend..Iadd.28. The method according to claim 23 wherein an absorber thin film coating is deposited and delineated on said elevated plane prior to said cutting..Iaddend..Iadd.29. The method according to claim 23 wherein said dissolvable material is glass..Iaddend..Iadd.30. The method of fabricating an array of two-level microbridge infrared thermal detector pixels comprising the steps of:
- forming on a silicon substrate a lower level of integrated circuit means having at least two contacts per pixel covered by a first dielectric;
- opening contact areas for each pixel through said first dielectric to said two contacts of said integrated circuit means;
- coating said first dielectric with a layer of dissolvable material;
- cutting narrow valleys through said dissolvable material to form ridges, removing the dissolvable material from said contacts and from outside the areas of the array and sloping the edges of the remaining dissolvable material ridges to accept further coating;
- coating the dissolvable material ridges and edges with a first thin film dielectric bridging layer;
- opening contact areas through the first dielectric bridging layer to said contacts;
- depositing on said first dielectric bridging layer of each pixel a thin film layer of resistive material which has a substantial temperature coefficient of resistance;
- depositing on said first dielectric bridging layer of each pixel a thermal detector means which has (i) a significant change in characteristics as a function of temperature, and (ii) two contacts electrically connected via said sloping edges, respectively, to said two contacts of each pixel;
- adding a second thin film layer of dielectric material over said temperature responsive means and said first bridging layer, said dielectric layers and said temperature responsive means forming an elevated plane;
- cutting a narrow slit through said dielectric layers to the dissolvable material between adjoining pixels, cutting additional narrow slits in each pixel area to provide further access to the dissolvable material; and
- dissolving the dissolvable material beneath said dielectric layers to leave a cavity between said lower level and said elevated plane.
.Iaddend..Iadd. 1. The method according to claim 30 wherein the layer thickness of the dissolvable material is about three microns..Iaddend..Iadd.32. The method according to claim 30 wherein said cavity is about three microns high..Iaddend..Iadd.33. The method according to claim 30 wherein an absorber thin film coating is deposited and delineated on said elevated plane prior to said cutting..Iaddend..Iadd.34. The method according to claim 30 wherein said dissolvable material is glass..Iaddend.
3484611 | December 1969 | Futaki |
3619614 | May 1974 | Yamaka |
3629585 | December 1971 | Desvignes |
3693011 | September 1972 | DeVaux et al. |
3801949 | April 1974 | Larrabee |
3851174 | November 1974 | Tynan et al. |
3896309 | July 1975 | Halsor et al. |
3898605 | August 1975 | Burns |
4009516 | March 1, 1977 | Chiang et al. |
4029962 | June 14, 1977 | Chapman |
4067104 | January 10, 1978 | Tracy |
4115692 | September 19, 1978 | Belcarak et al. |
4169273 | September 25, 1979 | Hendrickson |
4239312 | December 16, 1980 | Meyer et al. |
4286278 | August 25, 1981 | Lorenze, Jr. et al. |
4293768 | October 6, 1981 | Adachi et al. |
4317126 | February 23, 1982 | Gragg |
4354109 | October 12, 1982 | Gelpey et al. |
4365106 | December 21, 1982 | Pulvari |
4378489 | March 29, 1983 | Chabinsky et al. |
4463493 | August 7, 1984 | Momose |
4472239 | September 18, 1984 | Johnson et al. |
4574263 | March 4, 1986 | Liddiard |
4654622 | March 31, 1987 | Foss et al. |
4691104 | September 1, 1987 | Murata et al. |
4750834 | June 14, 1988 | Fately |
4754139 | June 28, 1988 | Ennulat et al. |
4803360 | February 7, 1989 | Ball et al. |
5017784 | May 21, 1991 | Sher et al. |
5455421 | October 3, 1995 | Spears |
2253214 | May 1974 | DEX |
58-131525 | August 1983 | JPX |
60-119426 | June 1985 | JPX |
61-170626 | August 1986 | JPX |
61-195318 | January 1987 | JPX |
1-136035 | May 1989 | JPX |
3-41305 | February 1991 | JPX |
91/16607 | August 1986 | WOX |
- E. Basseous, Fabrication of Novel Three Dimensional Microstructures by the Anisotropic Etching of (100) and (110) Silicon, 10 IEEE Transactions on Electron Devices, 1178-1185, 1978 (FF). Kurt E. Peterson, Dynamic Micromechanics on Silicon: Techniques and Devices, 10, IEEE Transactions on Electron Devices, 1241-1250, 1978. Kurt Peterson & Anne Shartel, Macromechanical Accelerometer Integrated with MOS Detection Circuitry, IBM Research Facility, 1980. H. Elabd & W.F. Kosonocky, Theory and Measurements of Photoresponse for Thin Film Pd.sub.2 Si and PtSi Infrared Schottky-Barrier Detectors with Optical Cavity, 43 RCA Review, 569-588, 1982. K.C. Liddiard, Thin Film Resistance Bolometer IR Detectors, Infrared Phys., vol. 24, No. 1, 57-64, 1984. M. Okuyama, et al., Si-Monolithic Integrated Pyroelectric Infrared Sensor Using PbTiO.sub.3 Thin Film, 6. International Journal of Infrared and Millimeter Waves, 71-78, 1985. K.C. Liddiard, Thin Film Resistance Bolometer IR Detectors, Infrared Phys., vol. 24, No. 1, 57-64, 1984. K.C. Liddiard, Thin-film Resistance Bolometer IR Detectors-II, Infrared Phys., vol. 26, No. 1, 43-49, 1986. Suzuld, et al. An Infrared Detector Using Poly-Silicon p-n Junction Diode, Tech Digest of 9th Sensor Symposium, 71-74, 1990. A. Tanaka, et al., Infrared Linear Image Sensor using a Poly-Si pn Junction Diode Array, 33 Infrared Phys., 229-236, 1982.
Type: Grant
Filed: Apr 4, 1996
Date of Patent: Mar 9, 1999
Assignee: Honeywell Inc. (Minneapolis, MN)
Inventors: Robert E. Higashi (Shorewood, MN), James O. Holmen (Minnetonka, MN), Robert G. Johnson (Minnetonka, MN)
Primary Examiner: Teresa J. Walberg
Assistant Examiner: Karl Easthom
Attorneys: Roger W. Jensen, John G. Shudy, Jr.
Application Number: 8/627,598
International Classification: H01L 3108;