Class B driver

A communication circuit, Ethernet controller card, and method comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Non-Provisional patent application Ser. No. 09/920,241 entitled “Apparatus And Method For Converting Single-Ended Signals To A Differential Signal, And A Transceiver Employing Same,” filed Aug. 1, 2001 now U.S. Pat. No. 7,433,665; and U.S. Non-Provisional patent application Ser. No. 09/737,474 entitled “Direct Drive Programmable Class A and B High Speed Power Digital-To-Analog Converter,” filed Dec. 18, 2000 now U.S. Pat. No. 6,462,688, the disclosures thereof incorporated by reference herein in their entirety. This application is also a continuation-in-part of U.S. Non-Provisional Patent Application Ser. No. 09/737,743, filed Dec. 18, 2000 now U.S. Pat. No. 7,194,037, which claims priority under 35 U.S.C. 119(e) to U.S. Provisional Application Ser. No. 60/206,409, filed May 23, 2000, and to U.S. Provisional Application Ser. No. 60/211,571, filed Jun. 15, 2000. This application is also a continuation-in-part of U.S. patent application Ser. No. 09/629,092, filed Jul. 31, 2000 now U.S. Pat. No. 6,775,529.

BACKGROUND

The present invention relates generally to data communication. More particularly, the present invention relates to a Class B line driver for communication channels such as those present in an Ethernet network.

Digital-to-analog conversion involves the process of converting digital codes into a continuous range of analog signal levels (voltage or current), for example, as discussed in Chapter 31, “D/A and A/D Converters” of The Electrical Engineering Handbook, ed. Richard C. Dorf, CRC Press 1993, the contents of which are hereby incorporated by reference. A digital-to-analog converter (hereinafter a DAC) is generally an electronic circuit that receives an n-bit codeword from an interface and generates an analog voltage or current that is proportional to the codeword.

One example of a DAC is discussed in U.S. Pat. No. 5,663,728, entitled A Digital-To-Analog Converter (DAC) and Method that set Waveform Rise and Fall Times to Produce an Analog Waveform that Approximates a Piecewise Linear Waveform to Reduce Spectral Distortion, issued on Sep. 2, 1997, the contents of which are hereby incorporated by reference. The DAC of the U.S. Pat. No. 5,663,728 patent employs a waveform shaping circuit to control the rise and fall times of each component waveform so that the analog waveform rising and falling edges settle to within a desired error bound of a linear output ramp.

U.S. Pat. No. 5,936,450, entitled A Waveshaping Circuit Using Digitally Controlled Weighted Current Summing, issued on Aug. 10, 1999, the contents of which are hereby incorporated by reference, discloses a waveshaping circuit. The waveshaping circuit of the U.S. Pat. No. 5,936,450 patent includes a controller and a current summing circuit controlled by the controller. The current summing circuitry selectively sinks combinations of component currents in response to a sequence of control signal sets to generate an output current signal having a desired waveform.

Many DACs attempt to generate desired signal waveform in response to a digital signal. For the purposes of this discussion, a signal output may include the output of a DAC and/or the output of one or more signal components within a DAC. For example, a signal component may correspond to an individual bit of a codeword. One conventional method generates a signal output with a slew rate controlled current source, as shown in FIG. 1. The voltage V measured across a resistor R is shown in FIG. 2. The waveform V includes sharp transition areas (e.g., corners) 1, 2 and 3, which may introduce electromagnetic interference. Such interference may inhibit accurate signal processing.

Another circuit which generates an output signal employs a current mirror 10 having an RC filter, as illustrated in FIG. 3. A current source I drives the current mirror 10. Current mirror 10 includes a first transistor 11 and a second transistor 12. Transistors 11 and 12 are preferably CMOS transistors. The first transistor 11 includes gate-to-drain feedback, and is coupled to transistors 12 through the RC filler. The RC filter limits rise and fall times of the input signal I. However, the R and C components are typically process and/or temperature dependent. Such dependence causes variation in the output waveform as shown in FIG. 4. The dashed lines in FIG. 4 represent arbitrary output responses due to temperature and/or process variation. A stable output signal is difficult to obtain with such a circuit.

Many older communications technologies employ bi-level signals, where each signal can have one of only two levels. However, newer communications technologies employ signals having many levels. One such technology, Gigabit Ethernet, employs signals having 17 levels. FIG. 5 depicts a D/A circuit capable of producing such multi-level signals. The D/A circuit of FIG. 5 employs a DAC 32, a low pass filter 34, an operational amplifier 36, a transistor 38, and a resistor 39. Each level of a multilevel input signal is provided to DAC 32 for conversion to an analog signal. The LPF34 then determines the rise time of the output of the DAC 32, and the output is passed to operational amplifier 36. This construction presents two problems. First, the R and C values of LPF 34 will vary with temperature and process variations, and the output signal will have a poor waveshape where the rise times are not constant. Second, since all input current is passed through the same DAC, and since bandwidth is a function of current level, each level of the multilevel signal will present a different rise time. This second problem is illustrated in FIG. 24.

FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5 where DAC 32 has four levels. Because the bandwidth of the circuit is a function of the signal level provided to the non-inverting input of operational amplifier 36, the slew rate differs for each signal level. Referring to FIG. 24 for example, the bandwidth for the transition from the 0 signal level to the 1 signal level is low, resulting in a low slew rate and a long rise time t1. In contrast, the bandwidth for the transition from the 2 signal level to the 3 signal level is high, resulting in a high slew rate and a short rise time t2.

These signal processing problems are not adequately addressed in the art. Accordingly, there is a need for a current source to control an output signal which is independent of temperature and process considerations. There is also a need for a DAC to generate a signal having selectable transition areas (corners). There is a further need of a circuit to generate desirable waveshapes.

SUMMARY

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the sum of the outputs of the N current sources; and a voltage-to-current converter to provide a transmit signal based on the analog control signal.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The transmit signal is a Class B signal. Implementations can comprise a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter. The low-pass filter can comprise a single-pole filter. The voltage-to-current converter provides a replica of the transmit signal. Implementations can comprise a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal; a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals. The voltage-to-current converter comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two; K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The J-level transmit signal is a Class B signal. Each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal. The M delay elements comprise at least one delay lock loop. The K voltage-to-current converters provide a replica of the J-level transmit signal. The replica of the transmit signal comprises first and second single-ended replica signals, further comprising a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and a second sub-circuit coupled to the first sub-circuit and the voltage-to current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal. Each of the K voltage-to-current converters comprises a voltage buffer. The communication circuit operates at up to gigabit speeds.

In general, in one aspect, the invention features a communication circuit, Ethernet controller card, and method. It comprises K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the sum of the outputs of the N current sources; and wherein the corresponding transmit signal components of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1.

Particular implementations can include one or more of the following features. The M delay elements comprise at least one delay lock loop. The J-level transmit signal is a Class B signal. Implementations can comprise L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and wherein the corresponding further replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal. The communication circuit operates at up to gigabit speeds. The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims.

DESCRIPTION OF DRAWINGS

FIG. 1 is a diagram of a conventional circuit, which includes a slew rate controlled current source.

FIG. 2 is a graphical depiction of a waveshape corresponding to an output of the FIG. 1 circuit.

FIG. 3 is a view of a conventional circuit including a current mirror having an RC filter.

FIG. 4 is a graphical depiction of a waveshape corresponding to an output of the FIG. 3 circuit.

FIG. 5 is a schematic block diagram of a D/A circuit.

FIG. 6 is a graphical depiction of a waveshape having smooth transition areas.

FIG. 7 is a circuit diagram of a current source according to the present invention.

FIG. 8 is a graphical depiction of current components of the current source illustrated in FIG. 6.

FIG. 9 is a graphical depiction of a resultant output waveshape from the current source illustrated in FIGS. 6 and 7.

FIG. 10 is a graphical depiction of a waveform template, and a waveshape that fits within the template.

FIG. 11 is a circuit diagram of a current source according to the present invention.

FIGS. 12a-12c are graphical depictions of waveshapes generated by the current source of FIG. 10.

FIG. 13 is a circuit diagram of a current source according to the present invention.

FIG. 14 is a circuit diagram of a current source having variable delay elements according to the present invention.

FIG. 15a is a graphical depiction of a waveform generated with uniform delay elements.

FIG. 15b is a graphical depiction of a waveform generated with non-uniform delay elements.

FIG. 16 is a circuit diagram of a current source including a plurality of differential transistor pairs according to the present invention.

FIG. 17 is a circuit diagram of an alternative embodiment according to the present invention.

FIG. 18 is a high-level schematic diagram illustrating a communication channel in connection with which the method and apparatus of the present invention may be used;

FIG. 19 is a detailed schematic diagram illustrating one embodiment of a transceiver according to the principles of the present invention; and

FIG. 20 is a detailed schematic diagram illustrating a second embodiment of a transceiver according to the principles of the present invention.

FIG. 21 is a detailed schematic diagram illustrating a third embodiment of a transceiver according to the principles of the present invention.

FIG. 22 shows detail of a DAC according to some implementations.

FIG. 23 is a detailed schematic diagram illustrating a fourth embodiment of a transceiver according to the principles of the present invention.

FIG. 24 shows a waveform produced by the D/A circuit of FIG. 5.

FIG. 25 shows a waveform produced by the circuit of FIG. 21.

FIG. 26 shows detail of a converter according to one implementation.

FIG. 27 is a detailed schematic diagram illustrating a fifth embodiment of a transceiver according to the principles of the present invention.

FIG. 28 shows detail of converter according to one implementation.

FIG. 29 shows detail of a DAC according to some implementations.

 DETAILED DESCRIPTION

The present invention will be described with respect to circuits and methods for shaping waveforms, and in particular, to a digital-to-analog converter (DAC) employing such a waveshaping circuit. However, as will be appreciated by those skilled in the art, the present invention is not limited to applications involving DACs, but also may be applied to other applications, such as signal processing, systems to control signal rise/fall time, signal storage, communications, etc. Moreover, while the present invention is particularly suited to applications in the read channel of a hard disk drive, many other applications will suggest themselves to persons of skill in the electrical engineering arts. Furthermore, the present invention is particularly suitable for use with the structure described in U.S. patent application Ser. No. 09/737,743;

    • entitled “Active Replica Transformer Hybrid”, filed concurrently herewith, the contents of which are incorporated herein by reference.

FIG. 6 illustrates a desired signal output 20. The output waveform 20 includes smooth transition areas, which reduce noise such as electromagnetic interference. A preferred rise time (“Tr”) for a DAC is 3-5 nanoseconds (ns).

The present invention generates a signal to approximate the desired signal output 20 with a current source 30. As shown in FIG. 7, current source 30 includes a plurality of current sources. For example, current source 30 may include current sources I1, I2, I3 and I4. Current sources I1, I2, I3 and I4 each preferably generate a respective current In, where n is 1, 2, 3 or so forth. The signals In are preferably equal in magnitude and form, and may include a signal delay. In the FIG. 7 example, current sources In each generate a linear ramp. For example, consider a signal I1, which includes a linearly rising edge starting at time t0. Current I2 mirrors current I1, except that 12 includes a linearly rising edge starting at time t0+Δt. The variable Δt represents an amount of delay time. Current I3 mirrors currents I1 and I2, except that current I3 includes a linearly rising edge starting at time t0+2Δt. Similarly, current I4 mirrors currents I1, I2, and I3, except that its linearly rising edge starts at time t0+3Δt. The relative waveform components for currents I1, I2, I3 and I4 are shown in FIG. 8.

Currents I1, I2, I3 and I4 are summed (or mixed) to produce a resultant waveform I0 as shown in FIG. 9. Waveform I0 approximates the desired output signal shown in FIG. 6. Like the desired output signal of FIG. 6, waveform I0 has many desirable properties. For example, I0 has selectable transition areas (corners). The transition areas can be smooth, or sharp, by selectively adjusting the length of Δt. Also, waveform I0 accommodates arbitrary rise/fall times.

The waveform I0 can also be adjusted by varying Δt to fit within specified requirements. For example, with reference to FIG. 10, waveform I0 can be adjusted to fit within a template 40, for example, as provided by the IEEE standard waveform shape. In this example, I0 has been optimized to produce low electromagnetic interference and to fit within the IEEE template 40.

The delay variable Δt is preferably controlled using a delay-locked loop or is controlled by reference to an external clock. As such, Δt can be precisely regulated. A waveform which is independent of temperature and/or process considerations can then be generated.

The generation of a linear ramp is explained with reference to FIGS. 11-13. A signal is produced from current source 50, which includes a plurality of current sources I1 through In. Each of the plurality of current sources generates a replica signal I. In this example, input signal I is preferably a square waveform. The signal I is delayed by Δt from each subsequent current source, after the initial current source I1. For example, I2 is delayed by Δt, and In is delayed by nΔt. The currents are summed (or mixed) in a known manner to produce an output which approximates a linear ramp.

With reference to FIG. 12a, the signal components of the individual current sources are relatively illustrated. FIG. 12b illustrates the resultant waveshape I0, which includes a stair-step pattern. A linear ramp, as shown in FIG. 12c, is approximated as the length of the delay variable Δt is decreased.

A circuit diagram of the current source 50 is shown in FIG. 13. Current source 50 includes a plurality of transistor pairs 52-56, where pair 56 represents the nth transistor pair. With reference to FIG. 13, a current source 51 drives transistor pair 52. Transistor pair 52 includes a transistor 52a communicating with a transistor 52b. Transistor 52a is preferably configured with gate-to-drain feedback. The gate of transistor 52b is biased so as to operate in an “on” state. The gate/drain of transistor 52a communicates with the gates of transistors 53a, 54a, 55a and 56a. The drains of transistors 53a-56a each communicates with an output to. The gates of transistors 53b-56b each communicates with an input waveform fin (e.g., a square signal), some through delay elements. For example, the gate of transistor 54b communicates with waveform tin through delay element d1. The gate of transistor 55b communicates with waveform tin through delay element d2 and delay element d1. Similarly, the gate of transistor 56b communicates with waveform Iin through each of the delay elements d1 through dn. In the preferred embodiment, each of delay elements d1-dn delays the signal by Δ. Delay elements can be realized via known delay locked loops.

The operational aspects of FIG. 13 are now even further explained. Initially, waveform Iin is communicated to the gate of transistor 53b, which turns on the transistor pair 53. A signal I1, which is proportional to the waveform Iin, is output at Io. Waveform Iin is also communicated to delay element d1, which delays the waveform by Δ seconds. After Δ seconds, delay element d1 communicates the delayed waveform to the gate of 54b, which turns on the transistor pair 54. A signal 12, which is proportional to Iin, is output at Io. The resultant waveform Io includes the sum (or mixture) of signals I1 and I2. The input waveform Iin is respectively delayed before communicating with the gates of transistors 55b and 56b. Transistor pairs 55 and 56 are activated (e.g., turned on) and respectively supply current I3 and In, which are added to the resultant waveform I. The current source 50, as shown in FIG. 11, is therefore realized.

There are many advantages of the configurations shown in FIGS. 11 and 13. For example, individual current sources (e.g., In) can be turned on/off on demand, particularly since Vgs is large and constant. Also, the current source 50 will generally consume less power than the current mirror shown in FIG. 3, particularly since a current mirror typically employs a DC bias. An additional advantage is that with a small Iin, the VGS voltage is also small (e.g., close to the threshold voltage VT). In such a case, VGS-VT-VDS equals a small number of current sources with negative VDS.

A further current source 60 is shown in FIG. 14. The current source 60 is configured in the same manner as the current source 50 shown in FIG. 13, except that the delay elements may include variable delays. The same components with respect to FIG. 13 are labeled with their same reference numerals in FIG. 14. In the FIG. 14 embodiment, delay elements Δ are non-uniform throughout the circuit. For example, Δ may involve a longer delay than Δn−1, and so forth. Non-uniform delays may be employed to generate a smooth waveform. Multiple delay-locked-loops are preferably used to achieve different delay times.

To illustrate, an output waveform processed with uniform delay elements is shown in FIG. 15a. Here a stair step waveform is produced, which may approximate a linear ramp, particularly as the variable Δ is decreased in length (e.g., time). In contrast, the amount of delay is varied with respect to individual delay elements as shown in FIG. 15b. The approximated waveshape of FIG. 15b is smooth (e.g., includes smooth transition areas) in comparison to the approximated linear waveshape of FIG. 15b. Eight steps (or corresponding current sources) are employed in a preferred embodiment for a Gigabit channel. Of course, the number of levels may be varied according to need or design without deviating from the scope of the present invention.

A further embodiment of a current source is illustrated in FIG. 16. The illustrated current source 70 includes a plurality of differential transistor pairs 72-74, where 74 represents the nth differential transistor pair. A bias current IB is supplied to the gale of transistors 72c, 73c and 74c. An input waveform Iin is communicated to the gates of 72a, 72b, 73a, 73b, 74a and 74b. In the case of transistor pair 73 and 74, the input waveform Iin is delayed through delay elements d1 and d1+dn, respectively. Buffers B1-BN are optionally included in the circuit 70 to buffer the input signal Iin. A differential output (Io+, Io−) is accordingly produced.

The advantages of the FIG. 16 current source include constant power dissipation. Also, the circuit provides matching capabilities, for example, for use in an Ethernet channel.

One drawback of the differential amplifier in FIG. 16 is that the differential amplifier is a Class A circuit which consumes unnecessary power even when no output is being transmitted. Moreover, a significant number of transistors is required to provide an adequately smoothed output current, thus requiring a large chip area. FIG. 17 depicts a schematic diagram of another embodiment according to the present invention which operates in Class B wherein one DAC is provided for each level of the multilevel input signal. DACs 42, 44, . . . 46 may be provided with corresponding LPFs 43, 45, 4m. Preferably, a circuit according to FIG. 13 supplies each DAC with a control current to provide a stair step output which defines the rise time. In such an embodiment, since each DAC receives control current, and not input current, the transistors which supply each DAC may be smaller than those used in the FIG. 13 embodiment. Additionally, since the control signal determines the rise time of the output of each DAC, the LPFs merely produce a smoother output.

In FIG. 17, multilevel input signal D0, D1, . . . Dn is provided to the parallel DACs 42, 44, . . . 46. The number of DACs may be varied depending on the application. This embodiment solves two problems. First, by providing the FIG. 17 circuit with a staircase waveform, for example, from FIG. 14, an LPF merely smoothes the staircase waveform rather than defines rise time. Second, since the DACs are disposed in parallel, there will be no variations in rise time because each DAC has substantially the same current passing therethrough; that is there will be no bandwidth variation with resultant differences in rise time. The DACs may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In an alternative arrangement, a resistor ladder may supply the multilevel signal to the DACs of FIG. 17 rather than the transistors depicted in FIG. 13.

In communication transceivers, and particularly in Ethernet transceivers which are capable of transmitting and receiving data at 1000 megabits bits per second, communication is possible in a full-duplex mode. In other words, transmitting and receiving of data can occur simultaneously on a single communication channel. Implementation of such a full-duplex communication channel results in a composite signal (VTX) being present across the output terminals of the transceiver, the composite signal VTX having a differential transmission signal component and a differential receive signal component. In such a communication channel, the received signal (VRCV) is derived by simply subtracting the transmitted signal (VT) from the composite signal VTX that is present at the transceiver output terminals. Hence, VRCV=VTX−VT.

This subtraction can be accomplished by generating a signal (referred to as a replica signal) which substantially replicates the transmitted signal, and canceling or subtracting the generated replica signal from the composite signal VTX at the output terminals of the transceiver. However, the replica signal is generated as two single-ended voltages, such as VTXR+ and VTXR−, whereas the composite signal present at the output terminals of the transceiver is a differential signal. Consequently, in order to cancel the replica signal from the composite signal to thereby obtain the received signal, the two single-ended voltage signals must first be converted to a differential signal that can then be subtracted from the composite signal. This conversion, however, requires additional circuitry which adds to the cost and complexity of the transceiver.

While the present invention will be described with respect to an Ethernet controller for use in general purpose computers, printers, routers, etc. it is to be understood that the present invention may find applicability in other fields such as Internet communications, telecommunications, or any processor-to-processor applications using full-duplex communication.

Communication in an Ethernet computer network is illustrated in FIG. 18. As shown, an Ethernet communication channel 140 comprises a first Ethernet transceiver 142, a second Ethernet transceiver 144, and a two-wire interconnection 146 between the first Ethernet transceiver 142 and the second Ethernet transceiver 144. For example, the two-wire interconnection 146 may comprise a single twisted-pair of a Category 5 cable in accordance with IEEE gigabit transmission standard No. 802.3ab. As the Ethernet transceivers 142 and 144 may be substantially identical, only one of them is described herein.

The Ethernet transceiver 142 has a controlled current source 148, which is used to inject into the Ethernet transceiver 142 a control current ITX, which corresponds to a signal to be transmitted from the Ethernet transceiver 142 to the Ethernet transceiver 144. Ethernet transceiver 142 also has a termination resistance 150 and a first coil 152 of a center-tap transformer 154. The center-tap transformer 154 also has a second coil 15b coupled to the two-wire interconnection 146 to provide signals transmitted by the first Ethernet transceiver 142 to the second Ethernet transceiver 144. The center-tap transformer 154 serves to couple AC voltage signals between the Ethernet transceivers 142 and 144 while effectively decoupling the Ethernet transceiver 142 from the Ethernet transceiver 144 with respect to DC voltage signals. A pair of terminals 158, 160 is provided to measure a voltage VTX present across the resistor 150 as a result of both signals transmitted by the Ethernet transceiver 142 and signals received by the Ethernet transceiver 142 from the Ethernet transceiver 144 via the two-wire interconnection 146. The voltage VTX thus comprises a composite differential signal that includes a differential transmission signal component and a differential receive signal component.

As described in more detail below, the differential receive signal component of the composite differential signal VTX is determined in accordance with the present invention by subtracting a replica of the differential transmission signal component from the composite differential signal VTX. In the illustrated embodiment, the Ethernet transceiver 142 includes the termination resistance 150, the center-tap transformer 154, and an integrated circuit 162 containing communications circuitry for implementing the functionality of the Ethernet transceiver 142.

An exemplary embodiment of such Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 19. As shown in FIG. 19, an integrated circuit 170 has a pair of output terminals 172, 174, which are coupled to terminals 76, 78, respectively, of the winding 152 of the center-tap transformer 154. Current in the winding 152 of the center-tap transformer 154 induces a proportional current in the secondary winding (not shown in FIG. 19) of the center-tap transformer 154, and that proportional current is communicated over the two-wire interconnection 146 (FIG. 18) to another Ethernet transceiver coupled thereto. Also coupled between the output terminals 172, 174 is a termination resistance 80, which, in the illustrated embodiment of FIG. 19, comprises a pair of termination resistors 82, 84. Preferably, the termination resistors 82, 84 have resistance values to substantially match the 100 ohm characteristic impedance of Category 5 cable in accordance with established standards for Ethernet connections.

The integrated circuit 170 also includes a transmission signal replicator 86 or other suitable circuitry for generating first and second single-ended replica transmission signals VTXR+ and VTXR−, which together substantially comprise a replica of the differential transmission component of the composite differential signal VTX. In the illustrated embodiment, the transmission signal replicator 86 comprises a pair of metal-oxide semiconductor (MOS) transistors 88, 90.

The transistor 88 is coupled between the output terminal 172 and one end of a resistor 92, the other end of the resistor 92 being coupled to ground. Similarly, the transistor 90 is coupled between the output terminal 174 and one end of a resistor 94, the other end of which is coupled to ground. The gate of each transistor 88, 90 is coupled to and driven by the output of a respective operational amplifier 96, 98. The operational amplifier 96 has a non-inverting input 100 and an inverting input 102. The inverting input 102 of the operational amplifier 96 receives a feedback signal from the junction of the source of the transistor 88 and the resistor 92. Likewise, the operational amplifier 98 has a non-inverting input 104 and an inverting input 106, which receives a feedback signal from the junction of the source of the transistor 90 and the resistor 94.

A differential control voltage signal is applied between the non-inverting input 100 of the operational amplifier 96 and the non-inverting input 104 of the operational amplifier 98. This differential control voltage signal, when subjected to the voltage-to-current conversion brought about by the transmission signal replicator 86, provides the differential transmit signal component at the output terminals 172, 174. The feedback signal to the inverting input 102 of the operational amplifier 96 comprises a first single-ended replica transmit signal VTXR+, and the feedback signal to the inverting input 106 of the operational amplifier 98 comprises a second replica transmit signal VTXR−.

The single-ended replica transmit signals VTXR+ and VTXR− are converted to a differential replica transmit signal by a converter circuit 107, which comprises respective differential operational amplifiers 108, 110, each provided with suitable input and feedback resistors, as shown in FIG. 19. The outputs of the differential operational amplifiers 108 and 10 are coupled to a differential active summer 112, which, in the embodiment of FIG. 19, comprises a differential operational amplifier 114 with feedback resistors 116, 118.

Because the differential operational amplifiers 108 and 10 introduce a delay into the replica transmissions signals VTXR+ and VTXR−, the composite differential signal VTX is coupled to the differential active summer 112 through a further differential operational amplifier 120 arranged in a unity-gain configuration, with input resistors 122, 124, output resistors 126, 128, and feedback resistors 130, 132. This unity-gain operational amplifier simply provides a delay in the composite differential signal VTX which preferably substantially matches the delay introduced in the replica transmission signals VTXR+ and VTXR− by the operational amplifiers 108 and 110. As will be readily appreciated by those of ordinary skill in the art, the various input; output, and feedback resistance values associated with the operational amplifiers 108, 110, and 120 may be selected to ensure that these delays are substantially equal to one another.

An alternative embodiment of a communications circuit in accordance with the present invention is shown in the schematic diagram of FIG. 20. Because the transmission signal replicator 86 and the differential active summer 112 in the embodiment of FIG. 20 are identical to those in the embodiment of FIG. 19, the details of those sub-circuits are omitted from the description of the embodiment of FIG. 20. The embodiment of FIG. 20, however, differs from the embodiment of FIG. 19 in the structure of the sub-circuit provided for converting the single-ended replica transmission signals VTXR+ and VTXR− into a differential replica transmission signal VTXR.

More particularly, as shown in FIG. 20, a converter circuit 240 is coupled to the transmission signal replicator 86 and to the differential active summer 112 to produce the differential replica transmission signal VTXR from the single-ended replica transmission signals VTXR+ and VTXR−. Converter circuit 240 includes an operational amplifier 242, input resistors 244, feedback resistors 248, and output resistors 246. Just as in the embodiment of FIG. 19, the embodiment of FIG. 20 includes a unity-gain differential operational amplifier 150, which provides a delay in the differential composite signal VTX to substantially match the delay introduced in the differential replica transmission signal VTXR by the converter circuit 240. As will be appreciated by those of ordinary skill in the art, the differential operational amplifier 150 is preferably provided with input, output, and feedback resistors having resistance values which give the differential operational amplifier 150 a unity-gain value. Accordingly, the differential active summer 112 receives as input the delayed differential composite signal VTX and the delayed differential replica transmission signal VTXR and subtracts the latter signal from the former to produce at an output of the differential active summer 112 a differential receive signal which comprises the composite differential signal minus the differential replica transmission signal and thus corresponds to the signal received by the transceiver 170.

The simplification of the converter circuit 240 in the embodiment of FIG. 20, compared to the converter circuit 107 in the embodiment of FIG. 19, is made possible by the fact that the single-ended replica transmission signals VTXR+ and VTXR−produced by the transmission signal replicator 86 in the illustrated embodiment are characterized by the feature that when VTXR+ is asserted then VTXR− is zero (or ground), and when VTRX− is asserted then VTXR+ is zero (or ground). It is because the single-ended replica transmission signals VTXR+ and VTXR− have this characteristic that the two differential operational amplifiers 108 and 10 of the converter circuit 107 in the embodiment of FIG. 19 can be replaced by the single differential operational amplifier 142 in the converter circuit 240 of the embodiment of FIG. 20.

This reduction in components in the converter circuit 240 provides not only substantial simplification of the integrated circuit 170 as a whole, but it also reduces the well-recognized manufacturing problem of component mismatch, such as between the two differential operational amplifiers 108 and 10 of the embodiment of FIG. 19, for example, and improves common-mode rejection, which, in turn, results in overall improved performance of the transceiver 142.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 21. Referring to FIG. 21, integrated circuit 170 comprises m differential pairs of voltage-to-current converters (VCC) 113. In the preferred embodiment, each VCC 113 comprises a voltage buffer comprising an operational amplifier 36, a transistor 38, and a resistor 39. The inverting input of each operational amplifier 36 receives a feedback signal from a node 109 at the junction of the source of a transistor 38 and a resistor 39. The non-inverting input of each operational amplifier 36 receives a control signal generated by a control circuit (CC) 111 comprising a DAC 42 and an optional low-pass filter (LPF) 43 in response to a bit of a digital control signal D. An important feature is that DAC 42 determines the slew rate. In the preferred embodiment, PF 43 can be implemented as a single-pole filter. Each VCC 113 generates a bi-level transmit signal component in response to the analog control signal. In a preferred embodiment for use with Gigabit Ethernet, integrated circuit 170 includes 8 differential pairs of VCCs, and so is capable of producing a 17-level signal.

The transmit signal components generated by VCCs 113aa through 113 am are combined to provide a multi-level signal that forms a first polarity of differential transmit signal VT, which appears at terminals 172, 174 as a component of composite signal VTX. The transmit signal components generated by VCCs 113ba through 113bm are combined to provide a multi-level signal that forms a second polarity of signal VT. Composite signal VTX is fed to a differential active summer 115, which can be implemented in a manner similar to summer 112 of FIG. 19. Summer 115 also receives replicas of the transmit signal components produced by each VCC 113.

One feature of the arrangement of FIG. 21 is that the transmit signal is free of the distortion shown in FIG. 24. FIG. 25 shows a waveform produced by the circuit of FIG. 21. Because each level of the transmit signal is generated independently by similar circuits, the slew rates are the same for each signal level. Consequently, as shown in FIG. 25, the rise time t for each signal level is the same.

Another feature of the arrangement of FIG. 21 is the provision of an accurate replica of the transmit signal components produced by the VCCs. In particular, referring to FIG. 21, the current that generates a replica of a transmit signal component at a node 109 is the very same current that generates the transmit signal component. Hence, the replica signal produced by a VCC 113 is unaffected by process and temperature variations, and so is a very accurate replica of the transmit signal component generated by that VCC 113. Further, because node 109 is a low-impedance node, the replica signal can be tapped at node 109 with very little disturbance to the transmit signal component.

For example VCC 113am is paired with VCC 113bm. Each VCC 113 in a differential pair provides a replica signal component to a converter 107, which can be implemented as shown in FIG. 19. For example, VCC 113am and VCC 113bm provide replica signal components to converter 107m. Each converter produces a differential replica signal component based on the single-ended signals received from the VCCs 113, and provides the differential replica signal components to summer 115. Summer 115 obtains the received signal VRCV by subtracting the differential replica signal components from the composite signal VTX that is present at the transceiver output terminals.

FIG. 26 shows detail of a converter 107a according to one implementation. The outputs of VCCs 113aa and 113ba are coupled through resistors 308 and 310 to a differential operational amplifier 302 having feedback resistors 304 and 306. The outputs of differential operational amplifier 302 are supplied to summer 115. The remaining converters 107 are similarly implemented and connected to summer 115.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 27. The integrated circuit 170 of FIG. 27 differs from that of FIG. 21 in that a single converter 307 replaces the multiple converters 107a through 107m of FIG. 21.

FIG. 28 shows detail of converter 307 according to one implementation. The outputs of VCCs 113aa through 113am are coupled through resistors 408a through 408m to one input of a differential operational amplifier 402 having feedback resistors 404 and 406. The outputs of VCCs 113ba through 113bm are coupled through resistors 410a through 410m to the other input of differential operational amplifier 402. The outputs of differential operational amplifier 402 are supplied to summer 115.

FIG. 22 shows detail of a DAC 42 according to some implementations. Referring to FIG. 22, DAC 42 operates as described above for the current source 50 of FIG. 12. DAC 42 receives a bit D from decoder 166, and provides a control current Io to LPF 43. Current Io is a staircase waveform such as those discussed above with reference to FIGS. 15a and 15b. Because this control signal determines the rise time of the output of each DAC, the LPFs 43 produce a smoother output. This embodiment solves two problems. First, by providing the LPFs with a staircase waveform, the LPFs merely smooth the staircase waveform rather than define rise time. Second, because the DACs 42 are disposed in parallel, there are no variations in rise time because each DAC 42 has substantially the same current passing therethrough; that is, there is no bandwidth variation with resultant differences in rise time. The DACs 42 may also be controlled by any appropriate circuitry, such as a decoder disposed prior to the DACs which would, in effect, select which DACs are activated by proper application of the input signals. In other implementations each DAC 42 provides a single-step waveform to a LPF 43.

Thus each control circuit 111 (formed by a DAC 42 and a LPF 43) provides a ramp waveform to one of the voltage-to-current converters 113, thereby controlling the slew rates of the voltage-to-current converters. Controlling the slew rates in this manner reduces unwanted high-frequency components that would be generated with higher slew rates. Further, because the slew rates are similar for each of the voltage-to-current converters, the bandwidth of the multi-level transmit signal is not dependent on the value of the control signal, resulting in a signal with small and uniform distortion across signal levels.

FIG. 29 shows detail of a DAC 42 according to some implementations. DAC 42 includes a plurality of current sources 502a, 502b through 502n, and a plurality of delay elements 504. Current source 502a receives a bit D from decoder 166, and generates a current in response. Delay unit 504a provides a delayed signal to a current source 502b, which provides a delayed current, and so on. The sum of the currents are provided as current Io.

Another exemplary embodiment of Ethernet transceiver communications circuitry is illustrated in the schematic of FIG. 23. Referring to FIG. 23, integrated circuit 170 comprises m differential pairs of digital-to-analog converters (DAC) 190. Each DAC 190 provides a transmit signal component in response to a bit D of a digital control signal. The transmit signal components provided by DACs 190aa through 190am are combined to produce a first polarity of differential transmit signal VT, which appears at terminals 172, 174 as a component of composite signal VTX. Similarly, the transmit signal components provided by DACs 190ba through 190bm are combined to produce a second polarity of differential transmit signal VT. Signal VTX is also fed to summer 117.

Summer 117 also receives a replica of the transmit signal components produced by DACs 190a and 190b. The replicas are produced by DACs 190ca through 190 cm and DACs 190da through 190dm. Summer 117 subtracts the replica signal VTXR from the composite signal VTX to obtain the receive signal VRCV. In some implementations each DAC 190 is implemented as shown in FIG. 22.

The individual components shown in outline or designated by blocks in the attached drawings are all well-known in the arts, and their specific construction and operation are not critical to the operation or best mode for carrying out the invention.

While the present invention has been described with respect to what is presently considered to be the preferred embodiments, it will be understood that the invention is not limited to the disclosed embodiments. To the contrary, the invention covers various modifications and equivalent arrangements included within the spirit and scope of the appended claims. The scope of the claims is to be accorded the broadest interpretation so as to encompass all such modifications and equivalent structures and functions. For example, the input signals for FIGS. 7, 11, 13, 14 and 16 may be varied to produce different output waveforms. Also, the linear ramp produced by the current source of FIGS. 11 and 13, may be even further processed by the current source of FIG. 7, to produce smooth transition areas. Such modifications are within the scope of the present invention. Also, whereas the illustrated transistors are preferably CMOS transistor, n-type or p-type transistors may also be employed with the present invention.

Claims

1. A communication circuit comprising:

a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the sum of the outputs of the N current sources; and
a voltage-to-current converter to provide a transmit signal based on the analog control signal.

2. The communication circuit of claim 1, wherein the M delay elements comprise at least one delay lock loop.

3. The communication circuit of claim 1, wherein the transmit signal is a Class B signal.

4. The communication circuit of claim 1, further comprising:

a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.

5. The communication circuit of claim 4, wherein the low-pass filter comprises a single-pole filter.

6. The communication circuit of claim 1, wherein the voltage-to-current converter provides a replica of the transmit signal.

7. The communication circuit of claim 1, wherein the voltage-to-current converter comprises a voltage buffer.

8. The communication circuit of claim 1, wherein the communication circuit operates at up to gigabit speeds.

9. A communication circuit, comprising:

a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising: N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the a sum of the outputs of the N current sources;
a voltage-to-current converter to provide a transmit signal based on the analog control signal, wherein the voltage-to-current-converter provides a replica of the transmit signal;
a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.

10. A communication circuit comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

11. The communication circuit of claim 10, wherein the J-level transmit signal is a Class B signal.

12. The communication circuit of claim 10, wherein each of the K digital-to-analog converters comprises:

N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.

13. The communication circuit of claim 12, wherein the M delay elements comprise at least one delay lock loop.

14. The communication circuit of claim 10, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal.

15. The communication circuit of claim 10, wherein each of the K voltage-to-current converters comprises a voltage buffer.

16. The communication circuit of claim 10, wherein the communication circuit operates at up to gigabit speeds.

17. A communication circuit, comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal,
wherein the replica of the transmit signal comprises first and second single-ended replica signals;
a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

18. A communication circuit comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K +1.

19. The communication circuit of claim 18, wherein the M delay elements comprise at least one delay lock loop.

20. The communication circuit of claim 18, wherein the J-level transmit signal is a Class B signal.

21. The communication circuit of claim 18, wherein the communication circuit operates at up to gigabit speeds.

22. A communication circuit, comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises: N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and wherein the corresponding replica transmit signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

23. An Ethernet controller comprising:

a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the sum of the outputs of the N current sources; and
a voltage-to-current converter to provide a transmit signal based on the analog control signal.

24. The Ethernet controller of claim 23, wherein the M delay elements comprise at least one delay lock loop.

25. The Ethernet controller of claim 23, wherein the transmit signal is a Class B signal.

26. The Ethernet controller of claim 23, further comprising:

a low-pass filter to receive the analog control signal, and to provide a filtered analog control signal to the voltage-to-current converter.

27. The Ethernet controller of claim 26, wherein the low-pass filter comprises a single-pole filter.

28. The Ethernet controller of claim 23, wherein the voltage-to-current converter provides a replica of the transmit signal.

29. The Ethernet controller of claim 23, wherein the voltage-to-current converter comprises a voltage buffer.

30. The Ethernet controller of claim 23, wherein the Ethernet controller operates at up to gigabit speeds.

31. An Ethernet controller, comprising:

a digital-to-analog converter to receive a digital control signal, and to provide an analog control signal, the digital-to-analog converter comprising: N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital control signal, and wherein the analog control signal comprises the a sum of the outputs of the N current sources;
a voltage-to-current converter to provide a transmit signal based on the analog control signal, wherein the voltage-to-current converter provides a replica of the transmit signal;
a first sub-circuit having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive a differential replica signal comprising the replica of the transmit signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
a second sub-circuit which produces first and second single-ended replica signals which together substantially comprise the differential replica signal; and
a third sub-circuit, which is coupled to the first and second sub-circuits, and which produces the differential replica signal from the first and second single-ended replica signals.

32. An Ethernet controller comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1.

33. The Ethernet controller of claim 32, wherein the J-level transmit signal is a Class B signal.

34. The Ethernet controller of claim 32, wherein each of the K digital-to-analog converters comprises:

N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input; and
M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal.

35. The Ethernet controller of claim 34, wherein the M delay elements comprise at least one delay lock loop.

36. The Ethernet controller of claim 32, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal.

37. The Ethernet controller of claim 32, wherein each of the K voltage-to-current converters comprises a voltage buffer.

38. The Ethernet controller of claim 32, wherein the Ethernet controller operates at up to gigabit speeds.

39. An Ethernet controller, comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converters each providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal component of each of the K voltage-to-current converters are combined to produce a J-level transmit signal, wherein J=K+1, wherein the K voltage-to-current converters provide a replica of the J-level transmit signal, wherein the replica of the transmit signal comprises first and second single-ended replica signals;
a first sub-circuit which produces a differential replica signal from the first and second single-ended replica signals; and
a second sub-circuit coupled to the first sub-circuit and the voltage-to-current converters and having a composite input to receive a differential composite signal comprising the transmit signal, a replica input to receive the differential replica signal, and a difference output to provide a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

40. An Ethernet controller comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1.

41. The Ethernet controller of claim 40, wherein the M delay elements comprise at least one delay lock loop.

42. The Ethernet controller of claim 40, wherein the J-level transmit signal is a Class B signal.

43. The Ethernet controller of claim 40, wherein the Ethernet controller operates at up to gigabit speeds.

44. An Ethernet controller, comprising:

K digital-to-analog converters each receiving a corresponding digital control signal and each providing a corresponding transmit signal component, wherein K is at least two, and wherein each of the K digital-to-analog converters comprises: N current sources configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current sources includes a respective control input, M delay elements, an mth one of the M delay elements including an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements is arranged in communication with the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the corresponding digital control signal, and wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal component of each of the K digital-to-analog converters are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converters each receiving the corresponding digital control signal and each providing a corresponding replica transmit signal component, wherein L=K; and wherein the corresponding replica signal component of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

45. A communication circuit comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and M delay means for delaying, an mth one of the M delaying means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and wherein the analog control signal comprises the sum of the outputs of the N current source means; and
voltage-to-current converter means for providing a transmit signal based on the analog control signal.

46. The communication circuit of claim 45, wherein the M delay means comprise at least one delay lock loop.

47. The communication circuit of claim 45, wherein the transmit signal is a Class B signal.

48. The communication circuit of claim 45, further comprising:

filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.

49. The communication circuit of claim 48, wherein the filter means comprises a single-pole filter.

50. The communication circuit of claim 45, wherein the voltage-to-current converter means provides a replica of the transmit signal.

51. The communication circuit of claim 45, wherein the voltage-to-current converter means comprises a voltage buffer.

52. The communication circuit of claim 45, wherein the communication circuit operates at up to gigabit speeds.

53. A communication circuit, comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising: N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, and wherein the analog control signal comprises the a sum of the outputs of the N current source means;
voltage-to-current converter means for providing a transmit signal based on the analog control signal, wherein the voltage-to-current converter means provides a replica of the transmit signal;
summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
replicating means for producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second single-ended replica signals.

54. A communication circuit comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1.

55. The communication circuit of claim 54, wherein the J-level transmit signal is a Class B signal.

56. The communication circuit of claim 54, wherein each of the K digital-to-analog converter means comprises:

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means.

57. The communication circuit of claim 56, wherein the M delay means comprise at least one delay lock loop.

58. The communication circuit of claim 54, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.

59. The communication circuit of claim 54, wherein each of the K voltage-to-current converter means comprises a voltage buffer.

60. The communication circuit of claim 54, wherein the communication circuit operates at up to gigabit speeds.

61. A communication circuit, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals, wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal, wherein the replica of the transmit signal comprises first and second single-ended replica signals;
converter means for producing a differential replica signal from the first and second single-ended replica signals; and
summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

62. A communication circuit comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means, and wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.

63. The communication circuit of claim 62, wherein the M delay means comprise at least one delay lock loop.

64. The communication circuit of claim 62, wherein the J-level transmit signal is a Class B signal.

65. The communication circuit of claim 62, wherein the communication circuit operates at up to gigabit speeds.

66. A communication circuit, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises: N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting, and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources, and wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal wherein J=K+1; and
L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component, wherein L=K, and wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

67. An Ethernet controller comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and M delay means for delaying, an mth one of the M delaying means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means of an m+1th one of the N current source means, and wherein the analog control signal comprises the sum of the outputs of the N current source means; and
voltage-to-current converter means for providing a transmit signal based on the analog control signal.

68. The Ethernet controller of claim 67, wherein the M delay means comprise at least one delay lock loop.

69. The Ethernet controller of claim 67, wherein the transmit signal is a Class B signal.

70. The Ethernet controller of claim 67, further comprising:

filter means for receiving the analog control signal, and for providing a low-pass filtered analog control signal to the voltage-to-current converter means.

71. The Ethernet controller of claim 70, wherein the filter means comprises a single-pole filter.

72. The Ethernet controller of claim 67, wherein the voltage-to-current converter means provides a replica of the transmit signal.

73. The Ethernet controller of claim 67, wherein the voltage-to-current converter means comprises a voltage buffer.

74. The Ethernet controller of claim 67, wherein the Ethernet controller operates at up to gigabit speeds.

75. An Ethernet controller, comprising:

digital-to-analog converter means for receiving a digital control signal, and for providing an analog control signal, the digital-to-analog converter means comprising: N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, and wherein the analog control signal comprises the a sum of the outputs of the N current source means;
voltage-to-current converter means for providing a transmit signal based on the analog control signal, wherein the voltage-to-current converter means provides a replica of the transmit signal;
summing means for receiving a differential composite signal comprising the transmit signal, receiving a differential replica signal comprising the replica of the transmit signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
replicating means for producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
converting means, which is coupled to the summing means and replicating means, for producing the differential replica signal from the first and second single-ended replica signals.

76. An Ethernet controller comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1.

77. The Ethernet controller of claim 76, wherein the J-level transmit signal is a Class B signal.

78. The Ethernet controller of claim 76, wherein each of the K digital-to-analog converter means comprises:

N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting; and
M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means.

79. The Ethernet controller of claim 78, wherein the M delay means comprise at least one delay lock loop.

80. The Ethernet controller of claim 76, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal.

81. The Ethernet controller of claim 76, wherein each of the K voltage-to-current converter means comprises a voltage buffer.

82. The Ethernet controller of claim 76, wherein the Ethernet controller operates at up to gigabit speeds.

83. An Ethernet controller, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding analog control signal, wherein K is at least two;
K voltage-to-current converter means each for providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals, wherein the corresponding bi-level transmit signal components of each of the K voltage-to-current converter means are combined to produce a J-level transmit signal, wherein J=K+1, wherein the K voltage-to-current converter means provide a replica of the J-level transmit signal, wherein the replica of the transmit signal comprises first and second single-ended replica signals;
converter means for producing a differential replica signal from the first and second single-ended replica signals; and
summing means, coupled to the converter means and the voltage-to-current converter means, for receiving a differential composite signal comprising the transmit signal, receiving the differential replica signal, and providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal.

84. An Ethernet controller comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting, and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means, wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources; and wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1.

85. The Ethernet controller of claim 84, wherein the M delay means comprise at least one delay lock loop.

86. The Ethernet controller of claim 84, wherein the J-level transmit signal is a Class B signal.

87. The Ethernet controller of claim 84, wherein the Ethernet controller operates at up to gigabit speeds.

88. An Ethernet controller, comprising:

K digital-to-analog converter means each for receiving a corresponding digital control signal and each for providing a corresponding transmit signal component, wherein K is at least two, and wherein at least one each of the K digital-to-analog converter means comprises: N current source means for providing current configured in a parallel arrangement, wherein N is at least two, and wherein each of the N current source means includes a respective means for inputting, and M delay means for delaying, an mth one of the M delaying delay means including means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, and wherein means for outputting of the mth one of the M delay means is arranged in communication with the inputting means for inputting of an m+1th one of the N current source means, wherein the corresponding transmit signal component comprises the a sum of the outputs of the N current sources, and wherein the corresponding transmit signal components of each of the K digital-to-analog converter means are combined to produce a J-level transmit signal, wherein J=K+1; and
L digital-to-analog converter means each for receiving the corresponding digital control signal and each for providing a corresponding replica transmit signal component, wherein L=K, and wherein the corresponding replica transmit signal components of each of the L digital-to-analog converters are combined to produce a J-level replica transmit signal.

89. A communication method comprising:

receiving a digital control signal;
providing an analog control signal in accordance with the digital control signal, comprising supplying N sources of current, wherein N is at least two; controlling the supply of current from each of the N sources of current; delaying current from M of the N sources of current, where M is equal to N−1, and wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and summing the delayed currents, wherein the analog control signal comprises the sum of the delayed currents; and
providing a transmit signal based on the analog control signal.

90. The communication method of claim 89, wherein the transmit signal is a Class B signal.

91. The communication method of claim 89, further comprising:

low-pass filtering the analog control signal; and wherein the transmit signal is based on the low-pass filtered analog control signal.

92. The communication method of claim 91, wherein low-pass filtering the analog control signal comprises single-pole filtering the analog control signal.

93. The communication method of claim 89, further comprising providing a replica of the transmit signal.

94. The communication method of claim 89, wherein the communication method operates at up to gigabit speeds.

95. A communication method, comprising the steps of:

receiving a digital control signal;
providing an analog control signal in accordance with the digital control signal, comprising the steps of: supplying N sources of current, wherein N is at least two; controlling the supply of current from each of the N sources of current; delaying current from M of the N sources of current, where M is equal to N−1; and summing the delayed currents, wherein the analog control signal comprises the a sum of the delayed currents;
providing a transmit signal based on the analog control signal;
providing a replica of the transmit signal;
receiving a differential composite signal comprising the transmit signal;
receiving a differential replica signal comprising the replica of the transmit signal;
providing a differential difference signal representing a difference between the differential composite signal and the differential replica signal;
producing first and second single-ended replica signals which together substantially comprise the differential replica signal; and
producing the differential replica signal from the first and second single-ended replica signals.

96. A communication method comprising:

receiving K digital control signals, wherein K is at least two;
providing a corresponding analog control signal for each of the K digital control signals;
providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals; and
combining the corresponding bi-level transmit signal components to produce a J-level transmit signal, wherein J=K+1.

97. The communication method of claim 96, wherein the J-level transmit signal is a Class B signal.

98. The communication method of claim 96, wherein providing a corresponding analog control signal comprises:

supplying N sources of current, wherein N is at least two;
controlling the supply of current from each of the N sources of current;
delaying current from M of the N sources of current, where M is equal to N−1; and summing the delayed currents.

99. The communication method of claim 96, further comprising:

providing a replica of the J-level transmit signal.

100. The communication method of claim 96, wherein the communication method operates at up to gigabit speeds.

101. A communication method, comprising the steps of:

receiving K digital control signals, wherein K is at least two;
providing a corresponding analog control signal for each of the K digital control signals;
providing a corresponding bi-level transmit signal component in accordance with a respective one of the corresponding analog control signals;
combining the corresponding bi-level transmit signal components to produce a i-level transmit signal, wherein J=K+1;
providing a replica of the J-level transmit signal, wherein the replica of the transmit signal comprises first and second single-ended replica signals;
producing a differential replica signal from the first and second single-ended replica signals; and
providing a differential difference signal representing a difference between the differential replica signal and a differential composite signal comprising the transmit signal.

102. A communication method comprising:

receiving K digital control signals, wherein K is at least two;
providing a corresponding transmit signal component for each of the K digital control signals, comprising supplying N sources of current, wherein N is at least two, controlling the supply of current from each of the N sources of current, delaying current from M of the N sources of current, where M is equal to N−1, and wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current, and summing the delayed currents, wherein the corresponding transmit signal component comprises the a sum of the delayed currents; and
combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1.

103. The communication method of claim 102, wherein the J-level transmit signal is a Class B signal.

104. The communication method of claim 102, wherein the communication method operates at up to gigabit speeds.

105. A communication method, comprising the steps of:

receiving K digital control signals, wherein K is at least two;
providing a corresponding transmit signal component for each of the K digital control signals, comprising the steps of: supplying N sources of current, wherein N is at least two; controlling the supply of current from each of the N sources of current; delaying current from M of the N sources of current, where M is equal to N−1; and summing the delayed currents, wherein the corresponding transmit signal component comprises the a sum of the delayed currents;
combining the corresponding transmit signal components to produce a J-level transmit signal, wherein J=K+1;
receiving the corresponding digital control signals;
providing a corresponding replica transmit signal component for each of the corresponding digital control signals; and
combining the corresponding replica transmit signal components to produce a J-level replica transmit signal.

106. A communication circuit, comprising:

a plurality of sets of digital-to-analog converters (DACs), wherein the plurality of sets of DACs are arranged in parallel, wherein each DAC within a set of DACs is configured to receive a digital signal and to provide an output signal, and wherein each DAC comprises: N current sources arranged in parallel, wherein N is at least two, wherein each of the N current sources includes a respective control input, and wherein the output signal provided by each DAC comprises a sum of outputs of the N current sources; and M delay elements, wherein an mth one of the M delay elements includes an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital signal, and wherein a sum of each output signal from a respective one of the plurality of sets of DACs forms a transmit signal, and wherein a first set of the plurality of sets of DACs is configured to produce a first polarity of a differential replica signal comprising replicas of transmit signal components output by the DACs of the first set.

107. The communication circuit of claim 106, comprising:

a summer for summing each output signal from the respective one of the plurality of sets of DACs.

108. The communication circuit of claim 106, wherein the plurality of sets of DACs comprises K sets of DACs, and

wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.

109. The communication circuit of claim 106, wherein each of the N current sources of each DAC is arranged in a differential configuration.

110. The communication circuit of claim 106, wherein the M delay elements of each DAC comprise at least one delay lock loop.

111. The communication circuit of claim 106, wherein the transmit signal comprises a Class B signal.

112. The communication circuit of claim 106, wherein a said first set of the plurality of sets of DACs is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DACs of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DACs of the first set.

113. The communication circuit of claim 112, wherein a second set of the plurality of sets of DACs is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DACs of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DACs of the second set.

114. The communication circuit of claim 113, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

115. The communication circuit of claim 114, wherein the differential difference signal comprises a receive signal.

116. The communication circuit of claim 106, wherein the communication circuit operates at up to gigabit speeds.

117. A communication circuit, comprising:

a plurality of sets of digital-to-analog converter (DAC) means, wherein the plurality of sets of DAC means are arranged in parallel, wherein each DAC means within a set of DAC means is configured to receive a digital signal and to provide an output signal, and wherein each DAC means comprises: N current source means arranged in parallel, wherein N is at least two, wherein each of the N current source means includes a respective means for inputting, and wherein the output signal provided by each DAC means comprises a sum of outputs of the N current source means; and M delay means, wherein an mth one of the M delay means includes a means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means, wherein the inputting means for inputting of a first one of the M delay elements means receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of DAC means forms a transmit signal, and
wherein a first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set.

118. The communication circuit of claim 117, comprising:

means for summing each output signal from the respective one of the plurality of sets of DAC means.

119. The communication circuit of claim 117, wherein the plurality of sets of DAC means comprises K sets of DAC means, and

wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.

120. The communication circuit of claim 117, wherein each of the N current source means of each DAC means is arranged in a differential configuration.

121. The communication circuit of claim 117, wherein the M delay means of each DAC means comprise at least one delay lock loop means.

122. The communication circuit of claim 117, wherein the transmit signal comprises a Class B signal.

123. The communication circuit of claim 117, wherein a said first set of the plurality of sets of DAC means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the DAC means of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the DAC means of the first set.

124. The communication circuit of claim 123, wherein a second set of the plurality of sets of DAC means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the DAC means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the DAC means of the second set.

125. The communication circuit of claim 124, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

126. The communication circuit of claim 125, wherein the differential difference signal comprises a receive signal.

127. The communication circuit of claim 117, wherein the communication circuit operates at up to gigabit speeds.

128. An Ethernet controller, comprising:

a plurality of sets of transceivers, wherein the plurality of sets of transceivers are arranged in parallel, wherein each transceiver within a set of transceivers is configured to receive a digital signal and to provide an output signal, and wherein each transceiver comprises: N current sources arranged in parallel, wherein N is at least two, wherein each of the N current sources includes a respective control input, and wherein the output signal provided by each transceiver comprises a sum of outputs of the N current sources; and M delay elements, wherein an mth one of the M delay elements includes an input in communication with an m−1th one of the M delay elements, wherein M is equal to N−1, wherein an output of the mth one of the M delay elements controls the control input of an m+1th one of the N current sources, wherein an input of a first one of the M delay elements receives the digital signal, and
wherein a sum of each output signal from a respective one of the plurality of sets of transceivers forms a transmit signal, and
wherein a first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceivers of the first set.

129. The Ethernet controller of claim 128, comprising:

a summer for summing each output signal from the respective one of the plurality of sets of transceivers.

130. The Ethernet controller of claim 128, wherein the plurality of sets of transceivers comprises K sets of transceivers, and

wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.

131. The Ethernet controller of claim 128, wherein each of the N current sources of each transceiver is arranged in a differential configuration.

132. The Ethernet controller of claim 128, wherein the M delay elements of each transceiver comprise at least one delay lock loop.

133. The Ethernet controller of claim 128, wherein the transmit signal comprises a Class B signal.

134. The Ethernet controller of claim 128, wherein a said first set of the plurality of sets of transceivers is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceivers of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceivers of the first set.

135. The Ethernet controller of claim 134, wherein a second set of the plurality of sets of transceivers is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceivers of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the transceivers of the second set.

136. The Ethernet controller of claim 135, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

137. The Ethernet controller of claim 136, wherein the differential difference signal comprises a receive signal.

138. The Ethernet controller of claim 128, wherein the Ethernet controller operates at up to gigabit speeds.

139. An Ethernet controller, comprising:

a plurality of sets of transceiver means, wherein the plurality of sets of transceiver means are arranged in parallel, wherein each transceiver means within a set of transceiver means is configured to receive a digital signal and to provide an output signal, and wherein each transceiver means comprises: N current source means arranged in parallel, wherein N is at least two, wherein each of the N current source means includes a respective means for inputting, and wherein the output signal provided by each transceiver means comprises a sum of outputs of the N current source means; and M delay means, wherein an mth one of the M delay means includes a means for inputting in communication with an m−1th one of the M delay means, wherein M is equal to N−1, wherein means for outputting of the mth one of the M delay means controls the inputting means for inputting of an m+1th one of the N current source means, wherein the inputting means for inputting of a first one of the M delay elements means receives the digital signal, and wherein a sum of each output signal from a respective one of the plurality of sets of transceiver means forms a transmit signal, and wherein a first set of the plurality of sets of transceiver means is configured to produce a first polarity of a differential replica signal comprising replicas of transmit signal components output by the transceiver means of the first set.

140. The Ethernet controller of claim 139, comprising:

means for summing each output signal from the respective one of the plurality of sets of transceiver means.

141. The Ethernet controller of claim 139, wherein the plurality of sets of transceiver means comprises K sets of transceiver means, and

wherein the transmit signal comprises a J-level transmit signal,
wherein J=K+1.

142. The Ethernet controller of claim 139, wherein each of the N current source means of each transceiver means is arranged in a differential configuration.

143. The Ethernet controller of claim 139, wherein the M delay means of each transceiver means comprise at least one delay lock loop means.

144. The Ethernet controller of claim 139, wherein the transmit signal comprises a Class B signal.

145. The Ethernet controller of claim 139, wherein a said first set of the plurality of sets of transceiver means is configured to produce a first polarity of a differential composite signal comprising transmit signal components output by the transceiver means of the first set, and configured to produce a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the transceiver means of the first set.

146. The Ethernet controller of claim 145, wherein a second set of the plurality of sets of transceiver means is configured to produce a second polarity of the differential composite signal comprising transmit signal components output by the transceiver means of the second set, and configured to produce a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the transceiver means of the second set.

147. The Ethernet controller of claim 146, wherein a differential difference signal is produced comprising a difference between the differential composite signal and the differential replica signal.

148. The Ethernet controller of claim 147, wherein the differential difference signal comprises a receive signal.

149. The Ethernet controller of claim 139, wherein the Ethernet controller operates at up to gigabit speeds.

150. A communication method, comprising the steps of:

a.) receiving K digital signals, wherein K is at least two;
b.) providing K corresponding transmit signal components in accordance with each of the K digital signals, wherein for each transmit signal component, step (b) comprises the steps of: b1.) supplying N sources of current, wherein N is at least two; b2.) controlling the supply of current from each of the N sources of current; b3.) delaying current from M of the N sources of current, wherein M is equal to N−1, and wherein an output of an mth one of M delaying steps controls an m+1th one of the N sources of current; and b4.) summing the delayed currents; and
c.) combining the K corresponding transmit signal components to produce a J-level transmit signal.

151. The method of claim 150, wherein J=K+1.

152. The method of claim 150, wherein the transmit signal comprises a Class B signal.

153. The method of claim 150, comprising the steps of:

receiving a first polarity of a differential composite signal comprising transmit signal components output by a first set of the a plurality of parallel transceiver sets; and
receiving a first polarity of a differential replica signal comprising replicas of the transmit signal components output by the first set of the plurality of parallel transceiver sets.

154. The method of claim 153, comprising the steps of:

receiving a second polarity of the differential composite signal comprising transmit signal components output by a second set of the plurality of parallel transceiver sets; and
receiving a second polarity of the differential replica signal comprising replicas of the transmit signal components output by the second set of the plurality of parallel transceiver sets.

155. The method of claim 154, comprising the step of:

producing a differential difference signal comprising a difference between the differential composite signal and the differential replica signal.

156. The method of claim 155, wherein the differential difference signal comprises a receive signal.

Referenced Cited
U.S. Patent Documents
3297951 January 1967 Blasbalg
3500215 March 1970 Leuthold et al.
3521170 November 1970 Leuthold et al.
3543009 November 1970 Voelcker
3793588 February 1974 Gerwen et al.
3793589 February 1974 Puckett
3973089 August 3, 1976 Puckett
4071842 January 31, 1978 Tewksbury
4112253 September 5, 1978 Wilhelm
4131767 December 26, 1978 Weinstein
4152541 May 1, 1979 Yuen
RE30111 October 9, 1979 Blood, Jr.
4309673 January 5, 1982 Norberg et al.
4321753 March 30, 1982 Fusari
4362909 December 7, 1982 Snijders et al.
4393370 July 12, 1983 Hareyama
4393494 July 12, 1983 Belforte et al.
4408190 October 4, 1983 Nagano
4464545 August 7, 1984 Werner
4503421 March 5, 1985 Hareyama
4527126 July 2, 1985 Petrich et al.
4535206 August 13, 1985 Falconer
4591832 May 27, 1986 Fling et al.
4605826 August 12, 1986 Kanemasa
4621172 November 4, 1986 Kanemasa et al.
4621356 November 4, 1986 Scipione
4626803 December 2, 1986 Holm
4715064 December 22, 1987 Claessen
4727566 February 23, 1988 Dahlqvist
4746903 May 24, 1988 Czarniak et al.
4816830 March 28, 1989 Cooper
4817081 March 28, 1989 Wouda et al.
4868571 September 19, 1989 Inamasu
4878244 October 31, 1989 Gawargy
4888762 December 19, 1989 Arai
4894820 January 16, 1990 Miyamoto
4935919 June 19, 1990 Hiraguchi
4947171 August 7, 1990 Pfeifer
4970715 November 13, 1990 McMahan
4972360 November 20, 1990 Cukier et al.
4988960 January 29, 1991 Tomisawa
4993045 February 12, 1991 Alfonso
4999830 March 12, 1991 Agazzi
5018134 May 21, 1991 Kokubo et al.
5043730 August 27, 1991 Obinata
5084865 January 28, 1992 Koike
5119365 June 2, 1992 Warner et al.
5136260 August 4, 1992 Yousefi-Elezei
5148427 September 15, 1992 Buttle et al.
5153450 October 6, 1992 Ruetz
5164725 November 17, 1992 Long
5175764 December 29, 1992 Patel et al.
5185538 February 9, 1993 Kondoh et al.
5202528 April 13, 1993 Iwaooji
5204880 April 20, 1993 Wurster et al.
5212659 May 18, 1993 Scott et al.
5222084 June 22, 1993 Takahashi
5243346 September 7, 1993 Inami
5243347 September 7, 1993 Jackson et al.
5245231 September 14, 1993 Kocis et al.
5245654 September 14, 1993 Wilkison et al.
5248956 September 28, 1993 Himes
5253249 October 12, 1993 Fitzgerald et al.
5253272 October 12, 1993 Jaeger et al.
5254994 October 19, 1993 Takakura et al.
5267269 November 30, 1993 Shih et al.
5269313 December 14, 1993 DiPinto
5272453 December 21, 1993 Traynor et al.
5280526 January 18, 1994 Laturell
5282157 January 25, 1994 Murphy et al.
5283582 February 1, 1994 Krenik
5305379 April 19, 1994 Takeuchi
5307064 April 26, 1994 Kudoh
5307405 April 26, 1994 Sih
5323157 June 21, 1994 Ledzius et al.
5325400 June 28, 1994 Co et al.
5357145 October 18, 1994 Segaram
5365935 November 22, 1994 Righter et al.
5367540 November 22, 1994 Kakuishi et al.
5373147 December 13, 1994 Noda
5375147 December 20, 1994 Awata et al.
5388092 February 7, 1995 Koyama et al.
5388123 February 7, 1995 Uesugi et al.
5392042 February 21, 1995 Pellon
5399996 March 21, 1995 Yates et al.
5403421 April 4, 1995 Hinterseer
5418478 May 23, 1995 Van Brunt et al.
5440514 August 8, 1995 Flannagan et al.
5440515 August 8, 1995 Chang et al.
5444739 August 22, 1995 Uesugi et al.
5465272 November 7, 1995 Smith
5471665 November 28, 1995 Pace et al.
5479124 December 26, 1995 Pun et al.
5489873 February 6, 1996 Kamata et al.
5507036 April 9, 1996 Vagher
5508656 April 16, 1996 Jaffard et al.
5517141 May 14, 1996 Abdi et al.
5517435 May 14, 1996 Sugiyama
5521540 May 28, 1996 Marbot
5537113 July 16, 1996 Kawabata
5539403 July 23, 1996 Tani et al.
5539405 July 23, 1996 Norsworthy
5539773 July 23, 1996 Knee et al.
5557027 September 17, 1996 Kemp
5559476 September 24, 1996 Zhang et al.
5568064 October 22, 1996 Beers et al.
5568142 October 22, 1996 Velazquez et al.
5572158 November 5, 1996 Lee et al.
5572159 November 5, 1996 McFarland
5577027 November 19, 1996 Cheng
5579004 November 26, 1996 Linz
5585795 December 17, 1996 Yuasa et al.
5585802 December 17, 1996 Cabler et al.
5587681 December 24, 1996 Fobbester
5589788 December 31, 1996 Goto
5596439 January 21, 1997 Dankberg et al.
5600321 February 4, 1997 Winen
5613233 March 18, 1997 Vagher
5625357 April 29, 1997 Cabler
5629652 May 13, 1997 Weiss
5648738 July 15, 1997 Welland et al.
5651029 July 22, 1997 Yang et al.
5659609 August 19, 1997 Koizumi et al.
5663728 September 2, 1997 Essenwanger
5666354 September 9, 1997 Cecchi et al.
5684482 November 4, 1997 Galton
5687330 November 11, 1997 Gist et al.
5696796 December 9, 1997 Poklemba
5703541 December 30, 1997 Nakashima
5719515 February 17, 1998 Danger
5726583 March 10, 1998 Kaplinsky
5745564 April 28, 1998 Meek
5757219 May 26, 1998 Weedon et al.
5757298 May 26, 1998 Manley et al.
5760726 June 2, 1998 Koifman et al.
5790060 August 4, 1998 Tesch
5790658 August 4, 1998 Yip et al.
5796725 August 18, 1998 Muraoka
5798661 August 25, 1998 Runaldue et al.
5798664 August 25, 1998 Nagahori et al.
5812597 September 22, 1998 Graham et al.
5821892 October 13, 1998 Smith
5822426 October 13, 1998 Rasmus et al.
5825819 October 20, 1998 Cogburn
5834860 November 10, 1998 Parsons et al.
5838177 November 17, 1998 Keeth
5838186 November 17, 1998 Inoue et al.
5841386 November 24, 1998 Leduc
5841809 November 24, 1998 Koizumi et al.
5844439 December 1, 1998 Zortea
5859552 January 12, 1999 Do et al.
5864587 January 26, 1999 Hunt
5880615 March 9, 1999 Bazes
5887059 March 23, 1999 Xie et al.
5892701 April 6, 1999 Huang et al.
5894496 April 13, 1999 Jones
5898340 April 27, 1999 Chatterjee et al.
5930686 July 27, 1999 Devlin et al.
5936450 August 10, 1999 Unger
5940442 August 17, 1999 Wong et al.
5940498 August 17, 1999 Bardl
5949362 September 7, 1999 Tesch et al.
5963069 October 5, 1999 Jefferson et al.
5982317 November 9, 1999 Steensgaard-Madsen
5999044 December 7, 1999 Wohlfarth et al.
6005370 December 21, 1999 Gustavson
6014048 January 11, 2000 Talaga et al.
6037490 March 14, 2000 Kabalka et al.
6037812 March 14, 2000 Gaudet
6038266 March 14, 2000 Lee et al.
6043766 March 28, 2000 Hee et al.
6044489 March 2000 Hee et al.
6046607 April 4, 2000 Kohdaka
6047346 April 4, 2000 Lau et al.
6049706 April 11, 2000 Cook et al.
6052076 April 18, 2000 Patton, III et al.
6057716 May 2, 2000 Dinteman et al.
6067327 May 23, 2000 Creigh et al.
6087968 July 11, 2000 Roza
6094082 July 25, 2000 Gaudet
6100830 August 8, 2000 Dedic
6121831 September 19, 2000 Mack
6137328 October 24, 2000 Sung
6140857 October 31, 2000 Bazes
6148025 November 14, 2000 Shirani et al.
6150856 November 21, 2000 Morzano
6154784 November 28, 2000 Liu
6163283 December 19, 2000 Schofield
6163289 December 19, 2000 Ginetti
6163579 December 19, 2000 Harrington et al.
6166572 December 26, 2000 Yamaoka
6172634 January 9, 2001 Leonowich et al.
6173019 January 9, 2001 Hee et al.
6177896 January 23, 2001 Min
6185263 February 6, 2001 Chan
6188282 February 13, 2001 Montalvo
6191719 February 20, 2001 Bult et al.
6192226 February 20, 2001 Fang
6201490 March 13, 2001 Kawano et al.
6201831 March 13, 2001 Agazzi et al.
6201841 March 13, 2001 Iwamatsu et al.
6204788 March 20, 2001 Tani
6211716 April 3, 2001 Nguyen et al.
6215429 April 10, 2001 Fischer et al.
6223061 April 24, 2001 Dacus et al.
6236345 May 22, 2001 Dagnachew et al.
6236346 May 22, 2001 Schofield
6236645 May 22, 2001 Agazzi
6249164 June 19, 2001 Cranford, Jr. et al.
6249249 June 19, 2001 Obayashi et al.
6259012 July 10, 2001 Hoshino
6259680 July 10, 2001 Blackwell et al.
6259745 July 10, 2001 Chan
6259957 July 10, 2001 Alexander et al.
6266367 July 24, 2001 Strait
6271782 August 7, 2001 Steensgaard-Madsen
6275098 August 14, 2001 Uehara et al.
6288592 September 11, 2001 Gupta
6288604 September 11, 2001 Shih et al.
6289068 September 11, 2001 Hassoun et al.
6295012 September 25, 2001 Greig
6298046 October 2, 2001 Thiele
6307490 October 23, 2001 Litfin et al.
6309077 October 30, 2001 Saif et al.
6313775 November 6, 2001 Lindfors et al.
6332004 December 18, 2001 Chan
6333959 December 25, 2001 Lai et al.
6339390 January 15, 2002 Velazquez et al.
6340940 January 22, 2002 Melanson
6346899 February 12, 2002 Hadidi
6351229 February 26, 2002 Wang
RE37619 April 2, 2002 Mercer et al.
6369734 April 9, 2002 Volk
6370190 April 9, 2002 Young et al.
6373417 April 16, 2002 Melanson
6373908 April 16, 2002 Chan
6377640 April 23, 2002 Trans
6377683 April 23, 2002 Dobson et al.
6385238 May 7, 2002 Nguyen et al.
6385442 May 7, 2002 Vu et al.
6389077 May 14, 2002 Chan
6408032 June 18, 2002 Lye et al.
6411647 June 25, 2002 Chan
6415003 July 2, 2002 Raghavan
6421377 July 16, 2002 Langberg et al.
6421534 July 16, 2002 Cook et al.
6433608 August 13, 2002 Huang
6441761 August 27, 2002 Viswanathan
6452428 September 17, 2002 Mooney et al.
6462688 October 8, 2002 Sutardja
6468032 October 22, 2002 Patel
6469988 October 22, 2002 Yang et al.
6476476 November 5, 2002 Glenn
6476746 November 5, 2002 Viswanathan
6476749 November 5, 2002 Yeap et al.
6477200 November 5, 2002 Agazzi et al.
6492922 December 10, 2002 New
6501402 December 31, 2002 Boxho
6509854 January 21, 2003 Morita et al.
6509857 January 21, 2003 Nakao
6531973 March 11, 2003 Brooks et al.
6535987 March 18, 2003 Ferrant
6539072 March 25, 2003 Donnelly et al.
6556677 April 29, 2003 Hardy
6563870 May 13, 2003 Schenk
6566677 May 20, 2003 Kano
6570931 May 27, 2003 Song
6576746 June 10, 2003 McBride et al.
6577114 June 10, 2003 Roo
6583742 June 24, 2003 Hossack
6594304 July 15, 2003 Chan
6606489 August 12, 2003 Razavi et al.
6608743 August 19, 2003 Suzuki
6633178 October 14, 2003 Wilcox et al.
6687286 February 3, 2004 Leonowich et al.
6690742 February 10, 2004 Chan
6714825 March 30, 2004 Tanaka
6721379 April 13, 2004 Cranford, Jr. et al.
6731748 May 4, 2004 Edgar, III et al.
6744831 June 1, 2004 Chan
6744931 June 1, 2004 Komiya et al.
6751202 June 15, 2004 Henrie
6765931 July 20, 2004 Rabenko et al.
6775529 August 10, 2004 Roo
6816097 November 9, 2004 Brooks et al.
6823028 November 23, 2004 Phanse
6844837 January 18, 2005 Sutardja et al.
6864726 March 8, 2005 Levin et al.
6870881 March 22, 2005 He
6882216 April 19, 2005 Kang
6980644 December 27, 2005 Sallaway et al.
20010050585 December 13, 2001 Carr
20020061087 May 23, 2002 Williams
20020009057 January 24, 2002 Blackwell et al.
20020084857 July 4, 2002 Kim
20020136321 September 26, 2002 Chan
20020181601 December 5, 2002 Huang et al.
20030002570 January 2, 2003 Chan
20030174660 September 18, 2003 Blon et al.
20040005015 January 8, 2004 Chan
20040090981 May 13, 2004 Lin et al.
20040091071 May 13, 2004 Lin et al.
20040105504 June 3, 2004 Chan
20040141569 July 22, 2004 Agazzi
20040208312 October 21, 2004 Okuda
20050025266 February 3, 2005 Chan
Foreign Patent Documents
10 2004 017 497 November 2004 DE
0 800 278 August 1997 EP
57-48827 March 1982 JP
58-111415 July 1983 JP
62-159925 July 1987 JP
63300700 December 1988 JP
204527 August 1989 JP
3-273704 December 1991 JP
4-293306 October 1992 JP
4-351109 December 1992 JP
05064231 March 1993 JP
6029853 February 1994 JP
6-97831 April 1994 JP
6-276182 September 1994 JP
7-131260 May 1995 JP
9-55770 August 1995 JP
9-270707 March 1996 JP
10-126183 May 1998 JP
2001-177409 December 1999 JP
6-97831 April 2005 JP
6-276182 April 2005 JP
9-270707 April 2005 JP
62-159925 April 2005 JP
2001-177409 April 2005 JP
0497334 August 2002 TW
0512608 December 2002 TW
0545016 August 2003 TW
WO 99/46867 September 1999 WO
WO 00/27079 May 2000 WO
WO 00/28663 May 2000 WO
WO 00/28663 May 2000 WO
WO 00/28663 May 2000 WO
WO 00/28668 May 2000 WO
WO 00/28691 May 2000 WO
WO 00/28691 May 2000 WO
WO 00/28691 May 2000 WO
WO 00/28712 May 2000 WO
WO 00/35094 June 2000 WO
Other references
  • Everitt et al; “A 10/100Mb/s CMOS Ethernet Transceiver for 10BaseT, 10BaseTX and 100BaseFX”, 1998 IEEE International Solid-State Circuits Conference,. Digest of Technical Papers. 45th ISSCC.
  • Gray et al; “Analysis and Design of Analog Integrated Circuits”, pp. 270 and 274. 3rd Edition © 1993 John Wiley & Sons, Inc.
  • H4000 Digital Ethernet Transceiver Technical Manual, Distributed Systems, Chapter 3, pp. 3-1 to 3-11, copyright 1982 by Digital Equipment Corporation.
  • Song et al; “FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels” (Slide Supplement), 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 43rd ISSCC.
  • Stonick et al; An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS; IEEE Journal of Solid-State Circuits, vol. 38, No. 3, Mar. 2003; pp. 436-443.
  • The Electrical Engineering Handbook, Chapter 31, “D/A and A/D Converters”, Richard C. Dorf, editor, CRC Press, 1993.
  • A CMOS Transceiver for 10/Mb/s and 100-Mb/s Ethernet; Jaems, Everitt, James F. Parker, Paul Hurst, Dave Nack, and Kishan Rao Konda; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1998; 9 pages.
  • Analysis and Design of Analog Integrated Circuits, Fourth Edition; 1977; 7 pages.
  • Combining Echo Cancellation and Decision Feedback Equalization; K. H. Mueller, American Telephone and Telegraph Company, The Bell System Technical Journal, vol. 58, No. 2, Feb. 1979; 11 pages.
  • Gigabit Ethernet PHY Chip Sets LAN Speed Record For CopperStory; Lee Goldberg; 1998; 6 pages.
  • High Speed Modem Solutions, Info Card 20, Linear Technology; 6 pages Author Anonymous, No date available.
  • Integrated Circuits for Data Transmission Over Twisted-Pair Channels; David A. Johns and Daniel Essig; IEEE Journal of Solid-State Circuits, vol. 32, No. 3, Mar. 1997; 9 pages.
  • Low-Noise Local Oscillator Design Techniques using a DLL-based Frequency Multiplier for Wireless Application; George Chien; 2000; 190 pages.
  • Micro-Electronic Circuits; Adel S. Sedra; 1982; 9 pages.
  • Microelectronic Circuits, Third Edition, Adel S. Sedra and Kenneth C. Smith, Saunders College, Publishing, 1991, 70 pages.
  • Monolithic CMOS Frequency Synthesizer for Cellular Applications; George Chien and Prof. Paul R. Gray, University of California, Berkeley, CA; 9 pages, No date available.
  • ISSCC '99 Short Course Information, Fast Local Area Networks, 3 pages, Author Anonymous, No date available.
  • A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications; Geroge Chien and Paul R. Gray, University of California, Berkeley, CA; 3 pages, No date available.
  • A 10-b, 500-M Sample/s CMOS DAC in 0.6 mm2; Chi-Hung Lin and Klaas Bult; IEEE Journal of Solid-State Circuits, vol. 33, No. 12, Dec. 1996; 11 pages.
  • Gigabit Ethernet 1000BASE-T; Gigabit Ethernet Over 4-Pair 100 OHM Category 5 Cabling; Gigabit Ethernet Alliance; 1997; 15 pages.
  • U.S. Appl. No. 60/106,265, filed Oct. 1998, Chan.
  • U.S. Appl. No. 60/107,105, filed Nov. 1998, Chan.
  • U.S. Appl. No. 60/107,702, filed Nov. 1998, Chan.
  • U.S. Appl. No. 60/108,001, filed Nov. 1998, Chan.
  • U.S. Appl. No. 09/920,241, filed Aug. 2001, Roo.
  • U.S. Appl. No. 09/920,240, filed Aug. 2001, Roo et al.
  • U.S. Appl. No. 09/737,743, filed Dec. 2000, Sutardja.
  • A 1.2 GHz Programmable DLL-Based Frequency Multiplier for Wireless Applications IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol. 12, Isssue 12, Dec. 2004, Wang et al.
  • A 1.24-GHz MonolithicCMOS VOC with PhaseNoise of—137 dBc/Hz at a3-MHz Offset IEEE Microwave & Guided Wave Letters, vol. 9, No. 3, 1999, Hung et al., pp. 111-113.
  • A 1.8-GHz Low-Phase-Noise CMOS VCO Using Optimized Hollow Spiral Inductors IEEE Journal of Solid State Circuits vol. 32, No. 5, 1997, Craninckx et al., pp. 736-744.
  • A 1.8-GHz Low-Phase-Noise Voltage-Controlled Oscillator with Prescaler IEEE Journal of Solid State Circuits vol. 30 No. 12, 1995, Craninckx et al., pp. 1474-1482.
  • A 1.9-GHz Wide-Band IF Double Conversion CMOS Receiver for CordlessTelephone Applications IEEE Journal of Solid State Circuits vol. 32 No. 12, 1997, Rudell et al., pp. 2071-2088.
  • A 10 bit 80 MHz glitchless CMOS D/A converter Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, May 1991, Takakura et al., pp. 26.5.1-26.5.4.
  • A 100 Mb/s BiCMOS Adaptive Pulse-Shaping Filter IEEE Journal on Selected Areas in Communications vol. 13, No. 9, Dec. 1995, Shoval et al., pp. 1692-1702.
  • A 100 Mb/s CMOS 100Base-T4 Fast Ethernet Transceiver for Category 3,4 & 5 UTP 1998 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 1998, Chan et al.
  • A 10-b 125-MHz CMOS digital-to-analog converter (DAC) with threshold-voltage compensated current sources IEEE Journal of Solid-State Circuit, vol. 29, Nol 11, Nov. 1994, Chin et al., pp. 1374-1380.
  • A 10-b 70-MS/s CMOS D/A converter IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, Nakamura et al., pp. 637-642.
  • A 130-MHz 8-b CMOS video DAC for HDTV applications IEEE Journal of Solid-State Circuit, vol. 26, No. 7, Jul. 1991, Fournier et al., pp. 1073-1077.
  • A 14-Bit Current-Mode Sigma Delta DAC Based Upon Rotated Data Weighted Avergage IEEE Journal of Solid-State Circuits, vol. 35, Issue 8, Aug. 2000, Radke et al., pp. 1074-1084.
  • A 14-Bit Intrinsic Acurracy Q2 Random Walk CMOS DAC IEEE Journal of Solid-State Circuits, vol. 34, Issue 12, Dec. 1999, Van Der Plas et, pp. 1708-1718.
  • A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM IEEE Journal of Solid-State Circuits, vol. 29, Issue 12, Dec. 1994, Lee et al., pp. 1491-1496.
  • A 2.7-V 900-GHz /1.9-GHz Dual-Band Transceiver IC for Digital Wireless Communication IEEE Journal of Solid-State Circuits, vol. 34, Issue 3, Mar. 1999, Leong et al., pp. 286-291.
  • A 3 V 10b 100MS/s Digital-to-Analog Converter for Cable Modem Applications Proceedings of the Second IEEE Asia Pacific Conference on ASICs, Aug. 2000, Lee et al., pp. 203-205.
  • A 30-MHz Hybrid Analog / Digital Clock Recovery Circuit in 2-um CMOS, 1990, Kim et al., pp. 1385-1394.
  • A 320 MHz CMOS triple 8b DAC with on-chip PLL and hardware cursor 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 41st ISSCC., Feb. 16-18, 1994 pp. 50-51, Reynolds.
  • A 333MHz, 20mW, 18ps Resolution Digital DLL using Current-controlled Delay with Parallel Variables Resistor DAC (PVR-DAC) Proceedings of the Second IEEE Asia Pacific Conference on ASICs, 2000. AP-ASIC 2000, Aug. 2000, Eto et al., pp. 349-350.
  • A 3V Low Power 0.25um CMOS 100Mb/s Receiver for Fast Ethernet 2000 IEEE International Solid-State Circuits Conference, 2000. Digest of Technical Papers, ISSCC. Feb. 7-9, 2000 pp. 308-309, 467, Shoael et al.
  • A 3-V, 22-mV Multibit Current-Mode DAC with 100 dB Dynamic Range IEEE Journal of Solid-State Circuits, vol. 31, Issue 12, Dec. 1996, Hamasaki et al., pp. 1888-1894.
  • A BiCMOS Double-Low-IF Receiver for GSM Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5-8, 1997, Banu et al., pp. 521-524.
  • A CMOS Channel-Select Filter for a Direct-Conversion Wireless Receiver IEEE 1996 Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 13-15, 1996, Chang et al., pp. 62-63.
  • A CMOS Mixed-Signal 100Mb/s Receive Architecture for Fast Ethernet, Proceedings of the IEEE Custom Integrated Circuits, May 16-19, 1999 pp. 253-256, Shoval et al.
  • A CMOS Oversampling D/A Converter with a Current-Mode Semidigital Reconstruction Filter IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Su et al., pp. 1224-1233.
  • A CMOS Serial Link for Fully Duplexed Data Communication IEEE Journal of Solid-State Circuits, vol. 30, Issue 4, Apr. 1995, Lee et al.
  • A CMOS Steering-Current Multiplying Digital-to-Analog Converter Analog Integrated Circuits and Signal Processing; Kluwer Academic Publishers; 1995, Henriques et al., pp. 145-155.
  • A CMOS Transceiver Analog Front-End for Gigabit Ethernet over Cat-5 Cables 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, ISSCC. Feb. 5-7, 2001, Roo et al.
  • A Constant Slew Rate Ethernet Line Driver IEEE Journal of Solid-State Circuits, vol. 36, Issue 5, May 2001 pp. 854-858, Nack et al.
  • A DSP Receiver for 1000 Base-T PHY 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 5-7, 2001 pp. 308-309, 458, He et al.
  • A Dynamic Line-Termination Circuit for Multireceiver Nets IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, Dolle, pp. 1370-1373.
  • A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application IEEE Journal of Solid-State Circuits, vol. 32, Issue 5, May 1997, Lee et al., pp. 760-765.
  • A Gigabit Transceiver Chip Set for UTP CA-6 Cables in Digital CMOS Technology 2000 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. ISSCC. Feb. 7-9, 2000, Azadet et al.
  • A high-performance CMOS 70-MHz palette/DAC IEEE Journal of Solid-State Circuits, vol. 6, Dec. 1987, Letham et al., pp. 1041-1047.
  • A low glitch 10-bit 75 MHz CMOS video D/A converter IEEE Journal of Solid-State Circuits, vol. 30, Issue 1, Jan. 1995, Wu et al., pp. 68-72.
  • A Low-Noise 1.6-GHz CMOS PLL with On-Chip Loop Filter 1997 Proceedings of the IEEE Custom Integrated Circuits Conference,., May 5-8, 1997 pp. 407-410, Parker et al.
  • A Low-Noise RF Voltage-Controlled Oscillator Using On-Chip High-Q Three-Dimension Coil Inductor and Micromachined Variable Capacitor Solid-State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1998, Young et al., pp. 128-131.
  • A Low-Noise, 900-GHz VCO in 0.6um CMOS IEEE Journal of Solid-State Circuits, vol. 34, Issue 5, May 1999, Park et al., pp. 586-591.
  • A Micromachined Variable Capacitor for Monolithic Low-Noise VCOS Transducers Research Foundation Solid-State Sensor & Actuator Workshop, Hilton Head, S.C. Jun. 1996, Young et al., pp. 86-89.
  • A Mixed Signal 120M PRML Solution for DVD Systems A Mixed-Signal 120 MSample/s PRML Solution for DVD systems; 1999 IEEE International Solid-State Circuits Conference, 1999 ISSCC Digest of Technical Papers, Feb. 15-17, 1999 pp. 38-39, Baird et al.
  • A Mixed Signal DFE/FFE Receiver for 100Base-TX Applications 2000 IEEE International Solid-State Circuits Conference, 2000 ISSCC Digest of Technical Papers, Feb. 7-9, 2000 pp. 310-311, Kelly et al.
  • A Monolithic 2.3-Gb/s 100-mW Clock and Data Recovery Circuit in Silicon Bipolar Technology IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Soyuer et al., pp. 1310-1313.
  • A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2-mW CMOS IEEE Journal of Solid-State Circuits, vol. 28, Issue 12, Dec. 1993, Hu et al., pp. 1314-1320.
  • A New Approach for the Fabrication of Micromechanical Structures © 1989 Elsevier Sequoia, Sensors and Actuators 19 (1989) 289-307, Dec. 1998, Parameswaran et al., pp. 289-307.
  • A Self-Terminating Low-Voltage Swing CMOS Output Driver IEEE Journal of Solid-State Circuits, vol. 23 No. 2 Apr. 1988, Knight, Jr. et al., pp. 457-464.
  • A Single-Chip CMOS Direct—Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, 1999 ISSCC Digest of Technical Papers,Feb. 15-17, 1999 pp. 228 and appendix, Cho et al., 10 pages.
  • A Third Method of Generation and Detection of Single-Sideband Signals 1956 Proceedings of the IRE vol. 44 No. 12 pp. 1703-1705, Institute of Radio Engineers, Dec. 1956, Weaver, Jr.
  • A Two Chip 1.5 GBs Serial Link Interface IEEE Journal of Solid-State Circuits, vol. 27, Issue 12, Dec. 1992 pp. 1805-1811, Walker et al.
  • Active Output Impedance for ADSL Line Drivers Texas Instrument Application Report SLOA100; Nov. 2002, Stephens.
  • Adaptive Impedance Matching 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 2, May 30-Jun. 2, 1994 pp. 69-72, Munshi et al.
  • ADSL Line Drive/Receiver Design Guide, Part 1 Linear Technology Magazine; Feb. 2000, pp. 26-31, Regan.
  • An 80-MHz 8-bit CMOS D/A converter IEEE Journal of Solid-State Circuits, vol. 21, Issue 6, Dec. 1986, Miki et al., pp. 983-988.
  • An 8-bit 2-ns Monolithic DAC IEEE Journal of Solid-State Circuits, vol. 23, Issue 1, Feb. 1988 pp. 142-146, Tsutomu Kamoto.
  • An Adaptive Cable Equalizer for Serial Digital Rates to 400Mb/s 1996 IEEE International Solid-State Circuits Conference, 43rd ISSCC Digest of Technical Papers, Feb. 8-10, 1996 pp. 174-175, 439, Baker.
  • An ADSL Integrated Active Hybrid Circuit, slide presentation no date given, Texas Instrument, Hellums et al.
  • An All Analog Multiphase Delay Locked Loop Using a Replica Delay Line for Wide Range Operation and Low-Jitter Performance IEEE Journal of Solid-State Circuits, vol. 35, Issue 3, Mar. 2000, Moon et al., pp. 377-384.
  • An Intergratable 1-2.5Gbps Low Jitter CMOS Transceiver with Built in Self Test Capability 1999 IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Jun. 17-19, 1999 pp. 45-46, Yee et al.
  • Analysis and Optimatization of Monolithic Inductors and Transformers for RF Ics Proceedings of the IEEE 1997 Custom Integrated Circuits Conference, May 5-8 1997, Niknejad et al., pp. 375-378.
  • Analysis of Timing Jitter in CMOS Ring Oscillators 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30-Jun. 2, 1994 pp. 27-30 vol. 4, Weigandt et al.
  • Analysis, Design, and Optimization of Spiral Inductors and Transformers for Si RF IC's IEEE Journal of Solid-State Circuits, vol. 33, Issue 10, Oct. 1998, Niknejad et al., pp. 1470-1481.
  • Charge-Pump Phase-Lock Loops IEEE Transactions on Communications, vol. 28, Issue 11, Nov. 1980, Gardner, pp. 1849-1858.
  • Codec for Echo-Canceling, Full-Rate ADSL Modems IEEE Journal of Solid-State Circuits, vol. 34, Issue 12, Dec. 1999 pp. 1973-1985, Hester et al.
  • Delay Based Monolithic CMOS Frequency Synthesizer for Portable Wireless Applications May 1998, slide presentation; unknown source, unknown location, Chien.
  • Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter Design of a 10-bit 100 MSamples/s BiCMOS D/A Converter; Jorgensen, I.Harald.Holger et al..; IEEE Proceedings of the 38th Midwest Symposium on Circuits and Systems, vol. 2, Aug. 13-16, 1995, pp. 730-733.
  • Digital Generation of Low-Frequency Sine Waves IEEE Transactions on Instrumentation and Measurement, vol. 18, Issue 2, Jun. 1969 pp. 97-105, Davies.
  • Digital Logic and Computer Design © Prentice-Hall 1979, pp. 1-612, Mano.
  • Digital Systems Engineering (Cover and pp. 390-391) Cambridge University Press, no date, Dally et al.
  • Digital-to-Analog Converter having Common-mode Isolation and Differential Output IBM Journal of Research & Development, Jan. 1973, pp. 55-60, Hellwarth et al.
  • Doppler Estimation Using a Coherent Ultrawide-Band Random Noise Radar IEEE Transactions on Antennas and Propagation, vol. 48, Issue 6, Jun. 2000 pp. 868-878, Narayanan et al.
  • DP83220 CDLTM Twisted Pair FDDI Transceiver Device National Semiconductor Inc. Advance Product Information, Oct. 1992.
  • Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates 14th Annual IEEE International ASIC/SOC Conference, Sep. 12-15, 2001 pp. 321-324, Song.
  • Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits IEEE Journal of Solid-State Circuits, vol. 28, Issue 4, Apr. 1993, Su et al., pp. 420-430.
  • FA 18.5: A Delay Line Loop for Frequency Synthesis of De-Skewed Clock 1994 IEEE International Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC., Feb. 16-18, 1994 pp. 298-299, Waizman.
  • FA 7.2: The Future of CMOS Wireless Transceivers 1997 IEEE International Solid-State Circuits Conference, 1997. Digest of Technical Papers, Feb. 1997, Abidi et al., pp. 118-119; 440.
  • Fibre Distributed Data Interface (FDDI)—Token Medium Dependent (TP-PMD) American National Standard for Information Technology—ANSI® X3.263-1995, Sep. 1995, American National Standard.
  • FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels Digest of Technical Papers. 43rd ISSCC., 1996 IEEE International Solid-State Circuits Conference, Feb. 8-10, 1996 pp. 194-195, 443, Song et al.
  • FP 14.7: A Fully Integrated 2.7V 0.35um CMOS VCO for 5GHz Wireless Applications Design for Mobile Digest of Technical Papers. 45th ISSCC 1998 IEEE International Solid-State Circuits Conference, pp. 226-227, Feb. 1998, Kinget.
  • Future Directions in Silicon ICs for RF Personal Communications Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, May 1-4, 1995, Gray et al., pp. 83-90.
  • HC-5509B ITU CO/Loop Carrier SLIC Product Info Sheet, Aug. 2003, Intersil.
  • High Performance Electrical Signaling Proceedings. Fifth International Conference on Massively Parallel Processing, Jun. 15-17, 1998 pp. 11-16. Dally et al.
  • High-Speed Electrical Signaling: Overview and Limitations IEEE Micro, Jan./Feb. 1998, Horowitz et al., Dec. 24, 1998.
  • IEEE Standard 802.3: Part 3 Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Detection, Mar. 2002, pp. 1-378.
  • Short Course: Local Area Networks, Feb. 1998, Rao; Kenney.
  • Integrated Analog-to-Digital and Digital-to-Analog Converters—Chapter 6 Kluwer Academic Publishers © 1994, Van de Plassche, pp. 211-271.
  • Large Suspended Inductors on Silicon and Their Use in a 1-micrometer CMOS RF Amplifier IEEE Electron Device Letters, vol. 14, Issue 5, May 1993, Chang et al., pp. 246-248.
  • Linear Technology High Speed Modem Solutions Info Card.
  • Low-Jitter Process-Independent DLL and PLL Based on Self-Blased Techniques IEEE Journal of Solid-State Circuits, vol. 31, Issue 11, Nov. 1996, Maneatis, pp. 1723-1732.
  • Low-Power Equalizer Architectures for High-Speed Modems IEEE Communications Magazine, Oct. 1998 pp. 118-126, Azadet.
  • Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing, 1991, Sedra et al., pp. 62-63; 86-92; 95-97;243-247.
  • Mismatch Shaping for a Current-Mode Multibit Delta-Sigma DAC IEEE Journal of Solid-State Circuits, vol. 34, Issue 3, Mar. 1999, Shui et al., pp. 331-338.
  • Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Journal of Solid-State Circuits, vol. 31, Issue 3, Mar. 1996, Gharpurey et al., pp. 344-353.
  • Modeling of CMOS Digital-to-Analog Converters for Telecommunication IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 46, Issue 5, May 1999, Wikner et al., pp. 489-499.
  • Monolithic High-Performance Three-Dimensional Coil Inductors for Wireless Communications Technical Digest, International Electron Devices Meeting, 1997. Dec. 7-10, 1997 pp. 67-70, Young et al.
  • A 1.9GHzMicromachined-Based Low-Phrase-Noise CMOS VCO 1999 IEEE International Solid-State Circuits Conference, Digest of Technical Papers; Feb. 15-17, 1999.
  • MTD214—EthernetEncoder/Decoder and 10BaseT Transceiver with Built-in Waveform Shaper, 1997, Myson Technology, Jan. 11.
  • MTD972 (Preliminary) 100BaseTX PCS/PMA, 1997, Myson Technology, Jan. 21.
  • Multifrequency Zero-Jitter Delay-Locked Loop IEEE Journal of Solid-State Circuits, vol. 29, Issue 1, Jan. 1994, Efendovich et al., pp. 67-70.
  • Numerically Stable Green Function for Modeling and Analysis of Substrate Coupling in Integrated Circuits IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, Issue 4, Apr. 1998, Niknejad et al., pp. 305-315.
  • On-Chip Terminating Registers for High Speed ECL-CMOS Interfaces Proceedings of Fifth Annual International IEEE ASIC Conference and Exhibit, Sep. 21-25, 1992, Gabara, pp. 292-295.
  • Phase Noise in Multi-Gigahertz CMOS Ring Oscillators Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, May 11-14, 1998 pp. 49-52, Hajimiri et al., pp. 49-52.
  • PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design 1994 IEEE International Symposium on Circuits and Systems, ISCAS '94., vol. 4, May 30-Jun. 2, 1994, Kim et al., pp. 31-34.
  • Principles of Data Conversion System Design © 1995 AT&T, IEEE Press, Willey Interscience, Razavi.
  • Progress in High-Speed and High-Resolution CMOS Data Converters 1995 20th International Conference on Microelectronics, 1995. Proceedings., vol. 1, Sep. 1995, Liberali et al., pp. 19-28.
  • Pulse, Digital, and Switching Waveforms © 1965 Mc Graw-Hill, Millman et al., pp. 674-675.
  • Recent Developments in High Integration Multi-Standard CMOS Transceivers for Personal Communication Systems 1998 International Symposium on Low Power Electronics and Design, Aug. 10-12, 1998 pp. 149-154, © 1998 ACM, Rudell et al., pp. 149-154.
  • SA 18.3: A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Rudell et al., pp. 304-305, 476.
  • Si IC-Compatible Inductors and LC Passive Filters IEEE Journal of Solid-State Circuits, vol. 25, Issue 4, Aug. 1990, Nguyen et al., pp. 1028-1031.
  • SP 21.2 : A 1.9GHz Single-Chip IF Transceiver for Digital Cordless Phones 1996 IEEE International Solid-State Circuits Conference, Feb. 8-10, 1996 pp. 342-343, 470, Sato et al.
  • SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Razavi, pp. 388-389.
  • SP 23.7: A Balanced 1.5GHz Voltage Controlled Oscillator 1997 IEEE International Solid-State Circuits Conference, Feb. 6-8, 1997, Dauphinee et al., pp. 390-391, 491.
  • SP 23.8: Silicon Bipolar VCO Family for 1.1 to 2.2 GHz with Fully-Integrated Tank and Tuning Circuits 1997 IEEE International Solid-State Circuits Conference, Feb. 1997, Jansen et al., pp. 392-393, 492.
  • SP 24.6: A 900MHz CMOS LC-Oscillator with Quadrature Outputs 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 43rd ISSCC., Feb. 8-10, 1996 pp. 392-393, Rofougaran et al.
  • TA 8.7: A 2.7V GSM Transceiver ICs with On-Chip Filtering 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. 42nd ISSCC, Feb. 15-17, 1995 pp. 148-149, Marshall et al.
  • Techdictionary.com definition of decoder, Link:http://www.teghdictionary.com.
  • The Authoritative Dictionary of IEEE Standards Terms 7 Edition, p. 280.
  • The HC-5502X14X Telephone Subscriber Line InterfaceCircuits (SLIC) Intersll Application Note AN 549.1, Jan. 1997, Philips.
  • TP 11.1: Direct-Conversion Radio Transceivers for Digital Communications 1995 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 15-17, 1995 pp. 186-187, 363-364, Abidi.
  • TP 12.5 A 1.4GHZ Differential Low-Noise CMDS Frequency Synthesizer using a Wideband PLL Architecture IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 2000 pp. 204-205, 458, Lin et al.
  • TP 13.5 A Single-Chip CMOS Direct-Conversion Transceiver for 900MHz Spread-Spectrum Digital Cordless Phones 1999 IEEE International Solid-State Circuits Conference, Digest of Technical Papers. Feb. 1999, Cho et al., pp. 228-229.
  • TP 9.2: A 900MHz Transceiver Chip Set for Dual-Mode Cellular Radio Mobile Terminals with an Integrated LC Resonator 1993 IEEE International Solid-State Circuits Conference, 1993, Koullias et al., pp. 140-141, 278.
  • University of Pennsylvania CSE Digital Logic Lab re decorders. Link:http://www.cse.dmu.ac.uk/sexton/WWWPages/cs2.html.
  • WA 18.7—A Combined 10/125Mbaud Twisted-PairLine Driver withProgrammablePerformance/Power Features 2000 IEEE International Solid-State Circuits Conference, Feb. 7-9, 2000, Shoval et al., pp. 314-315.
  • WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator 1999 IEEE International Solid-State Circuits Conference, Feb. 15-17, 1999, Lam et al., pp. 402-403, 484.
  • WP 23.7 A 6.5GHz Monolithic CMOS Voltage-Controlled Oscillator 1999 IEEE International Solid-State Circuits Conference, Feb. 1999, Liu et al., pp. 404-405, 484.
  • WP 23.8 A 9.8GHz Back-Gate Tuned VCD in 0.35um 1999 IEEE International Solid-State Circuits Conference, 1999, Wang et al., pp. 406-407, 484.
  • Micro-Electronic Circuits 3rd Ed.; Saunders College Publishing © 1991, Sedra et al., pp. 48-115.
  • A precision Baseline Offset and Drift Corrector for Low-Frequency Applications, IEEE Transactions on Instrumentation and Measurement, vol. IM-34, No. 3, Sep. 1985, Bartolaccini, pp. 405-412.
  • Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1-16.
  • Linear Technology, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1-12.
  • Linear Technology, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1-12.
  • Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1-12.
  • Linear Technology, LT1813/LT1814, Dual and Quad 3mA, 100MHz, 750V/us Operational Amplifiers, Linear Technology Corporation, pp. 1-16.
  • Yamaguchi, et al., “400Mbit/s Submarine Optical Repeater Using Integrated Circuits,” Fijitsu Laboratories Ltd. and English Language Translation.
  • Uda, et al., “125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector”, Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd. and Trans.
  • IEEE Standards 802.3ab-2002, “Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications” pp. 147-249.
  • Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip 2002 IEEE International Solid-State Circuits Conference.
  • Gotoh, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS 1997 Symposium on VLSI Circuits, Jun. 12-14, 1997 pp. 107-108.
  • Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization 1988 IEEE International Solid-State Circuits Conference, Feb. 17-19, 1988.
  • Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode 1990 IEEE International Solid-State Circuits Conference, Feb. 1990 pp. 194-195, 294.
  • Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits 1988 IEEE Symposium on VLSI Circuits, Jun. 11-13, 1998 pp. 214-215.
  • Lin, et al., A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM IEEE Journal of Solid-State Circuits, vol. 34, Issue 4, Apr. 1999 pp. 565-568.
  • Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits IEEE Journal of Solid-State Circuits, vol. 34, Issue 5, May 1999 pp. 632-644.
  • Dehng, et al., Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop IEEE Journal of Solid-State Circuits, vol. 35, Issue 8, Aug. 2000 pp. 1128-1136.
  • Kim, et al., A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator IEEE Journal of Solid-State Circuits, vol. 37, Issue 11, Nov. 2002 pp. 1414-1420.
  • Dehng, et al., A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm IEEE Journal of Solid-State Circuits, vol. 36, Issue 10, Oct. 2001 pp. 1464-1471.
  • Dunning, Jim, “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors,” IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995.
  • “Gigabit Ethernet 1000Base-T,” Gigabit Ethernet Alliance, Copyright 1997.
  • Sedra et al. “Operational Amplifiers,” Chapter 2 Section §2.4 In Microelectronic Circuits. Third Edition, 1991, pp. 61-63.
Patent History
Patent number: RE41831
Type: Grant
Filed: Nov 21, 2005
Date of Patent: Oct 19, 2010
Assignee: Marvell International Ltd. (Hamilton)
Inventors: Sehat Sutardja (Los Altos Hills, CA), Pierte Roo (Sunnyvale, CA)
Primary Examiner: Howard Williams
Application Number: 11/284,395
Classifications
Current U.S. Class: Digital To Analog Conversion (341/144); Using Weighted Impedances (341/153); Antinoise Or Distortion (includes Predistortion) (375/296)
International Classification: H03M 1/66 (20060101);