Digital To Analog Conversion Patents (Class 341/144)
  • Patent number: 10731986
    Abstract: A digitally controlled voltage controlled oscillator comprising an Nbit digital to analogue convertor arranged to receive a frequency change demand signal as a digital Nbit word, and having an output provided via an integrator to a voltage controlled oscillator configured to provide a frequency output.
    Type: Grant
    Filed: October 27, 2015
    Date of Patent: August 4, 2020
    Assignee: ATLANTIC INERTIAL SYSTEMS LIMITED
    Inventors: Kevin Townsend, Michael Durston
  • Patent number: 10727854
    Abstract: Described herein are apparatus and methods for realization of time interleaved digital-to-analog converters (DACs) by detecting and aligning phase mismatches. In an implementation, a N-time interleaved DAC includes N DACs and N replica DACs, where a first set of N/2 DACs operate at a clock A and a second set of N/2 DACs operate at a clock B, and where N is at least two. The phase detector generates a phase detection output by comparing outputs of the first and second set of N/2 replica DACs with a multiplexor (MUX) clock, where the MUX clock is a multiple of a frequency of the clock A or the clock B. The clock A and the clock B are aligned with the MUX clock by advancing a phase of the clock A and the clock B until the phase detection output achieves a zero crossing.
    Type: Grant
    Filed: July 12, 2019
    Date of Patent: July 28, 2020
    Assignee: Ciena Corporation
    Inventors: Yuriy Greshishchev, Mahdi Parvizi, Douglas McPherson, Naim Ben-Hamida
  • Patent number: 10726783
    Abstract: A data driver includes a first and second data voltage generator and a third data voltage generator. The first and second data voltage generator generates a first data voltage corresponding to a first grayscale value and a second data voltage corresponding to a second grayscale value lower than the first grayscale value based on a reference voltage. The third data voltage generator generates a third data voltage corresponding to a third grayscale value lower than the second grayscale value based on a voltage level difference between the first data voltage and the second data voltage.
    Type: Grant
    Filed: October 19, 2016
    Date of Patent: July 28, 2020
    Assignee: Samsung Display Co., Ltd.
    Inventor: Jung Kook Park
  • Patent number: 10720938
    Abstract: Disclosed examples include a segmented DAC circuit, including an R-2R resistor DAC to convert a first subword to a first analog output signal, an interpolation DAC to offset the first analog output signal based on an N-bit digital interpolation code signal to provide the analog output signal, and a Sigma Delta modulator to modulate a modulator code to provide the N-bit digital interpolation code signal that represents a value of second and third subwords.
    Type: Grant
    Filed: February 14, 2019
    Date of Patent: July 21, 2020
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventor: Jun Zhang
  • Patent number: 10715171
    Abstract: A voltage-mode digital-to-analog converter (DAC) includes input circuitry and an array of output impedance units disposed in parallel. The input circuitry receives a digital word of N bits. A selectable number of the output impedance units are activated to produce a desired aggregate output impedance. The selectable number is free to be a number different than N.
    Type: Grant
    Filed: March 15, 2019
    Date of Patent: July 14, 2020
    Assignee: Marvell Asia Pte., LTD
    Inventor: Joseph Briaire
  • Patent number: 10698506
    Abstract: An input system includes an input pen for interfacing with a touchscreen of a display panel. The input pen includes a conductive tip. A switching unit of the pen connects the conductive tip to a receiving unit and a driving unit. The receiving unit receives touchscreen driving signals from the touchscreen through the conductive tip. The driving unit generates pen driving signals transferred to the touchscreen through the conductive tip. The input pen also include a signal processing unit to calibrate timing of the pen driving signal by synchronizing the pen driving signal with the touchscreen driving signal. To enable touch detection, the conductive tip is positioned to contact or approach the touchscreen, the touchscreen driving signal is received from the touchscreen via the conductive tip. The pen driving signal is generated and transferred to the touchscreen via the conductive tip.
    Type: Grant
    Filed: April 23, 2018
    Date of Patent: June 30, 2020
    Assignee: LG Display Co., Ltd.
    Inventors: Sung-Chul Kim, Sang-Hyuck Bae, Sung-Su Han, Do-Young Jung
  • Patent number: 10693483
    Abstract: Adaptive toggle number compensation techniques for reducing data dependent supply noise in DACs are disclosed. Various embodiments are based on setting a certain target toggle number for a plurality of DAC units used to convert at least a portion of a digital data sample and then applying various adaptive techniques to try to achieve the target toggle number in converting the data sample from digital to analog domain. Adaptive toggle number compensation techniques described herein try to reduce data dependent supply noise by deliberately limiting, to a certain target number, the number of DAC units that undergo a switch from the digital input of 1 to 0 or from 0 to 1 in converting a digital data sample. Compared to the conventional dummy signal generation approach, such adaptive toggle number compensation techniques may provide significant savings in terms of power consumption of a DAC.
    Type: Grant
    Filed: August 16, 2019
    Date of Patent: June 23, 2020
    Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
    Inventors: Hao Luo, Shawn S. Kuo, Jialin Zhao, Steven Rose, Dong Li, Lin Zhang, Tommi Wang
  • Patent number: 10693487
    Abstract: A successive approximation register (SAR) analog-to-digital converter (ADC) and a method of operating the SAR ADC are provided. The SAR ADC converts an analog input signal into a digital code and includes a switch-capacitor digital-to-analog converter (DAC), and the switch-capacitor DAC includes multiple capacitors. The method includes the steps of: switching terminal voltage(s) of at least one target capacitor among the capacitors according to a data in a sampling phase; sampling the analog input signal in the sampling phase; switching the terminal voltage(s) of the at least one target capacitor after the sampling phase; comparing the outputs of the switch-capacitor DAC to obtain multiple comparison results that constitute the digital code; and switching the terminal voltages of a part of the capacitors according to the comparison results.
    Type: Grant
    Filed: September 18, 2019
    Date of Patent: June 23, 2020
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventors: Liang-Huan Lei, Shih-Hsiung Huang
  • Patent number: 10693489
    Abstract: A circuit for digital-to-analog conversion using a plurality of 3-level cells includes a circuit for digital-to-analog conversion using a plurality of 3-level cells mutually independently providing positive electricity, providing negative electricity, or floating. The circuit including a preprocess circuit and a shift circuit. The preprocess circuit is configured to receive thermometer code data generated from signed binary data and generate a shift count for shifting a cell pointer pointing to one of the plurality of 3-level cells for dynamic element matching (DEM) from the thermometer code data. The shift circuit is configured to store the cell pointer and shift the stored cell pointer according to the shift count. The shifted cell pointer is shifted in proportion to an absolute value of the binary data in a direction depending on a sign of the binary data.
    Type: Grant
    Filed: November 15, 2018
    Date of Patent: June 23, 2020
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Hyung-Dong Roh, Jae-Keun Lee
  • Patent number: 10685997
    Abstract: A solid-state imaging apparatus includes a pixel array, a column processor, and a test signal generating circuit that generates a first digital signal for testing purposes. The test signal generating circuit generates the first digital signal within one horizontal scanning period. The column processor converts a first analog signal, that is converted from the first digital signal, to a second digital signal within the one horizontal scanning period.
    Type: Grant
    Filed: June 4, 2019
    Date of Patent: June 16, 2020
    Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
    Inventors: Makoto Ikuma, Hiroyuki Amikawa, Takayasu Kito, Shinichi Ogita, Junichi Matsuo, Yasuyuki Endoh, Katsumi Tokuyama, Tetsuya Abe
  • Patent number: 10680641
    Abstract: The n-bit decoder circuit includes 2n base circuits each outputting, as the output signal OA, ‘0’, ‘1’ or the input signal IA depending on setting of selection signals S<1:0>; and the (n?1)-bit decoder circuit. The (n?1)-bit decoder circuit includes 2(n-1) base circuits and an (n?2)-bit decoder circuit in cases of n?3, and includes the 1-bit decoder circuit in cases of n=2. The 1-bit decoder circuit outputs ‘00’ in cases of the binary input BIN<0>=‘0’ and outputs ‘01’ in cases of the binary input BIN<0>=‘1’ as thermometer outputs THM(1)<1:0>.
    Type: Grant
    Filed: August 13, 2019
    Date of Patent: June 9, 2020
    Assignee: MegaChips Corporation
    Inventor: Shingo Harada
  • Patent number: 10680636
    Abstract: An analog-to-digital converter (ADC) is provided. The ADC may include an input terminal configured to receive input signals, a digital-to-analog converter (DAC), a first switch configured to control a connection between the DAC and the input terminal, a comparator, a second switch configured to control a connection between the DAC and the comparator, and a controller configured to control the first switch, the second switch, the DAC and the comparator.
    Type: Grant
    Filed: March 13, 2019
    Date of Patent: June 9, 2020
    Assignees: Samsung Electronics Co., Ltd., Korea Advanced Institute of Science and Technology
    Inventors: JongPal Kim, Ye Dam Kim, Seung Tak Ryu, Min Jae Seo, Dong Hwan Jin
  • Patent number: 10666277
    Abstract: A method for simulating and optimizing a digital to analog converter is disclosed. The method may include receiving a plurality of digital words. The method may also include determining an effective number of bits, a respective amplitude and a first amplitude correction amount for each digital word. Further, the first amplitude correction amount may be applied to each respective amplitude to generate respective first corrected amplitudes. A timing uncertainty may be determined which may be used to determine a second amplitude correction for each digital word. The second amplitude correction may be applied to each of the respective first corrected amplitudes to generate respective second corrected amplitudes. Next, a representation of an analog signal may be generated based in part on the second corrected amplitudes. Finally, a filter may be applied to the representation of the analog signal and then the representation of the analog signal is outputted.
    Type: Grant
    Filed: July 23, 2019
    Date of Patent: May 26, 2020
    Assignee: Georgia Tech Research Corporation
    Inventors: Siddharth Jacob Varughese, Jerrod Scott Langston, Stephen E. Ralph, Varghese Antony Thomas
  • Patent number: 10644716
    Abstract: A multi-path dual-switch DAC refers to implementing multiple paths in a switch driver and only two switches in a DAC stack of a DAC unit. In addition to multiple paths configured to improve the driving ability of the input signals, the switch driver of a multi-path dual-switch DAC unit includes two or more logic gates configured to act as multiplexers combining some of the output signals from different paths. The use of such logic gates enables using only two switches in the DAC stack unit to receive the data. Furthermore, optionally, additional logic gates may be used to combine some other output signals from different paths to generate dummy signals, thus providing internal dummy logic. The multi-path dual-switch DACs described herein may advantageously use half-clock rate and reduce or eliminate supply modulation issues, while also reducing power consumption and improving linearity compared to traditional DAC architectures.
    Type: Grant
    Filed: August 26, 2019
    Date of Patent: May 5, 2020
    Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
    Inventors: Hao Luo, Gil Engel, Steven Rose, Yuhu Chen, Jialin Zhao
  • Patent number: 10637517
    Abstract: Local oscillator (LO) leakage and Image are common and undesirable effects in typical transmitters. Typically, fairly complex hardware and algorithms are used to calibrate and reduce these impairments. A single transistor that draws essentially no dc current and occupies a very small area detects the LO leakage and Image signals. The single transistor operating as a square-law device is used to mix the signals at the input and output ports of a power amplifier. The mixed signal generated by the single transistor enables the simultaneous calibration of the LO leakage and Image Rejection.
    Type: Grant
    Filed: September 5, 2018
    Date of Patent: April 28, 2020
    Assignee: TensorCom, Inc.
    Inventors: KhongMeng Tham, Huainan Ma, Zaw Soe, Ricky Lap Kei Cheung
  • Patent number: 10630303
    Abstract: A digital-to-analog conversion device and a compensation circuit are provided. A digital-to-analog conversion device includes an R2R digital-to-analog converter and a compensation circuit. The R2R digital-to-analog converter is configured to receive a digital code with a plurality of bits and receive a reference voltage, and convert the digital code into an analog output signal according to the reference voltage. The compensation circuit is configured to receive the digital code, decode the digital code to generate a compensation code with a plurality of bits, and compensate the current value of the reference current according to the compensation code to generate a compensated reference current. The compensated reference current has a constant current value corresponding to different digital codes to make the reference voltage constant.
    Type: Grant
    Filed: August 22, 2019
    Date of Patent: April 21, 2020
    Assignees: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Ting-Hao Wang, Po-Chen Lee
  • Patent number: 10623728
    Abstract: An electronic device includes an array of image pixels, with the array of image pixels having inputs coupled to control lines and outputs coupled to output lines, and at least one array of dummy pixels, with the at least one array of dummy pixels having inputs coupled to the control lines. Each dummy pixel of the at least one array of dummy pixels is configured to provide a certain output signal in an absence of a fault with at least one of the control lines or of a fault with at least one of the output lines, such that a lack of output of the certain output signal by one or more of the dummy pixels of the at least one array of dummy pixels indicates the fault.
    Type: Grant
    Filed: July 3, 2019
    Date of Patent: April 14, 2020
    Assignees: STMicroelectronics (Grenoble 2) SAS, STMicroelectronics Asia Pacific Pte Ltd
    Inventors: Lookah Chua, Jansen Reyes Duey, Tarek Lule, Mathieu Thivin
  • Patent number: 10608662
    Abstract: A hybrid digital-to-analog converter (DAC) driver circuit includes a current-mode DAC driver, a voltage-mode DAC driver, and a combination circuit. The current-mode DAC driver may be configured to receive a first set of bits of a digital input signal and to generate a first analog signal. The voltage-mode DAC driver may be configured to receive a second set of bits of the digital input signal and to generate a second analog signal. The combination circuit may be configured to combine the first analog signal and the second analog signal and to generate an analog output signal. The DAC driver circuit may be terminated by adjusting resistor values of the voltage-mode DAC driver. The current-mode DAC driver and the voltage-mode DAC driver are differential drivers, and may be configured to operate with a single clock signal.
    Type: Grant
    Filed: March 30, 2017
    Date of Patent: March 31, 2020
    Assignee: Jariet Technologies, Inc.
    Inventors: Ark-Chew Wong, Richard Dennis Alexander
  • Patent number: 10608655
    Abstract: Various background calibration techniques to calibrate inter-stage gain, e.g., in pipelined ADCs, are described to allow open loop amplifier circuits to be used as residue amplifiers for better power efficiency. Using various techniques, a well-controlled perturbation can be injected between two conversions and the actual perturbation after a residue amplifier can be measured. By comparing the actual measurement against an expected value, the gain information of the residue amplifier can be estimated and then calibration can be applied.
    Type: Grant
    Filed: December 6, 2018
    Date of Patent: March 31, 2020
    Assignee: Analog Devices, Inc.
    Inventors: Hongxing Li, Jesper Steensgaard-Madsen
  • Patent number: 10608654
    Abstract: Improved track and hold (T/H) circuits can help analog-to-digital converters (ADCs) achieve higher performance and lower power consumption. The improved T/H circuits can drive high speed and interleaved ADCs, and the design of the circuits enable additive and multiplicative pseudo-random dither signals to be injected in the T/H circuits. The dither signals can be used to calibrate (e.g., linearize) the T/H circuits and the ADC(s). In addition, the dither signal can be used to dither any remaining non-linearity, and to calibrate offset/gain mismatches in interleaved ADCs. The T/H circuit design also can integrate an amplifier in the T/H circuit, which can be used to improve the signal-to-noise ratio (SNR) of the ADC or to act as a variable gain amplifier (VGA) in front of the ADC.
    Type: Grant
    Filed: August 31, 2018
    Date of Patent: March 31, 2020
    Assignee: ANALOG DEVICES, INC.
    Inventor: Ahmed Mohamed Abdelatty Ali
  • Patent number: 10608577
    Abstract: A system and computer-implemented method for improving controlling the operation of an alternating current electric motor using programmable multiplexed tap input logic. Programmed bit patterns and corresponding tap numbers are stored in a look-up table in a non-volatile electronic read-write memory element. Input channels are monitored for tap input signals, and an input bit pattern is formed based on the tap input signals. The input bit pattern is compared to the programmed bit patterns, and if the input bit pattern matches a particular programmed bit pattern, then a control signal is transmitted to activate the particular tap number which corresponds to the particular programmed bit pattern, thereby controlling the operation of the motor. If there is no active tap, then the motor is turned off. The programmed bit patterns and/or the corresponding tap numbers may be changed by writing to the look-up table in the non-volatile electronic read-write memory element.
    Type: Grant
    Filed: January 3, 2019
    Date of Patent: March 31, 2020
    Assignee: Nidec Motor Corporation
    Inventor: Hector M. Hernandez
  • Patent number: 10608653
    Abstract: Embodiments of the present invention provide a digital-to-analog conversion circuit, where the digital-to-analog conversion circuit includes a signal amplitude detector and a digital-to-analog converter. When the signal amplitude detector detects a low signal amplitude, a first current module in the digital-to-analog converter operates normally and a second current module in the digital-to-analog converter stops operating. In addition, when stopping operating, the second current module is in a state of a third bias voltage and a fourth bias voltage that are generated by a second bias circuit. When the amplitude detector detects a high signal amplitude subsequently, the second current module resumes normal operation. After operating normally, the second current module switches back to a first bias voltage and a second bias voltage that are generated by a first bias circuit. This reduces a nonlinearity problem caused before a second current module resumes normal operation.
    Type: Grant
    Filed: January 23, 2019
    Date of Patent: March 31, 2020
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Ding Li, Shuai Du, Hongpei Wang
  • Patent number: 10600369
    Abstract: The disclosure relates to data driver and organic light emitting display device. The data driver includes: an input unit configured to receive an input data; a compensation data generator configured to generate a compensation data by applying a compensation value to the input data; a converter unit configured to convert the input data into an image data voltage and to convert the compensation data into a compensation data voltage; and an output unit configured to separately output the image data voltage and the compensation data voltage to a data line of the organic light emitting display.
    Type: Grant
    Filed: December 7, 2017
    Date of Patent: March 24, 2020
    Assignee: LG Display Co., Ltd.
    Inventors: Taehun Kim, Kitae Kwon, Kyujin Kim, Jiah Kim
  • Patent number: 10591512
    Abstract: Measurement apparatuses and methods are described. A measurement input is coupled with a first terminal of a capacitance via a first switch, and a reference voltage is coupled with the first terminal of the capacitance via a second switch. A measurement circuit is coupled to a second terminal of said capacitance.
    Type: Grant
    Filed: April 23, 2019
    Date of Patent: March 17, 2020
    Assignee: Infineon Technologies AG
    Inventors: Peter Bogner, Franz Kuttner
  • Patent number: 10581442
    Abstract: Described is an apparatus which comprises: a digital-to-analog converter (DAC) having a DAC cell with p-type and n-type current sources and an adjustable strength current source which is operable to correct non-linearity of the DAC cell caused by both the p-type and n-type current sources; and measurement logic, coupled to the DAC, having a reference DAC cell with p-type and n-type current sources, wherein the measurement logic is to monitor an integrated error contributed by both the p-type and n-type current sources of the DAC cell, and wherein the measurement logic is to adjust the strength of the adjustable strength current source according to the integrated error and currents of the p-type and n-type current sources of the reference DAC cell.
    Type: Grant
    Filed: December 12, 2018
    Date of Patent: March 3, 2020
    Assignee: Apple Inc.
    Inventors: John G. Kauffman, Udo Schuetz
  • Patent number: 10573219
    Abstract: A display driver includes a first digital-to-analog (D/A) converter circuit configured to convert upper-bit data of display data into a gradation voltage corresponding to the upper-bit data, a second digital-to-analog (D/A) converter circuit configured to output a reference voltage that is varied in accordance with lower-bit data of the display data, and an inverting amplifier circuit configured to amplify the gradation voltage with reference to the reference voltage and to drive a data line of an electro-optical panel.
    Type: Grant
    Filed: November 15, 2018
    Date of Patent: February 25, 2020
    Assignee: SEIKO EPSON CORPORATION
    Inventor: Akira Morita
  • Patent number: 10566990
    Abstract: A segmented resistor string type digital to analog converter comprises: a most significant bit (MSB) resistor string (104) comprising a high level resistor string, an intermediate level resistor string and a ground level resistor string; a decoding circuit (101), configured to decode an n-bit code of the MSB resistor string (104) and output 2n decoded codes; a logic sequential generation circuit (102), connected to the decoding circuit (101) and configured to perform a logic operation on a middle-position code among the 2n decoded codes and a refresh clock signal in non-overlapping sequences, and output two groups of control signals with completely complementary high level durations; a control signal bootstrap circuit (103), connected to the logic sequential generation circuit (102) and configured to perform bootstrap processing on the control signal, and increase the high level of the control signal to a sum of a power supply voltage and a threshold voltage; and a first switch group (106), connected to the c
    Type: Grant
    Filed: November 3, 2017
    Date of Patent: February 18, 2020
    Assignee: CSMC TECHNOLOGIES FAB2 CO., LTD.
    Inventor: Chuan Luo
  • Patent number: 10558236
    Abstract: A direct digital synthesizer (DDS) is controlled by a suitably configured programmable logic device (PLD). The DDS includes a digital analog converter (DAC), and a coupled driver/buffer configured to drive relatively high capacitive loads with substantially rail to rail sinusoidal driver output signals and with little to no waveform distortion. The DAC includes a PMOS and NMOS DACs, and a switch configured to select the PMOS DAC for negative portions and the NMOS DAC for positive portions of an output analog signal generated by the DAC. The driver includes a pair of input differential amplifiers, PMOS and NMOS structures, which may be variable, and a pair of variable current sources. The PLD controls variable elements of the DDS to adjust the achievable positive and negative slew rates of the DDS, independently of one another, to reduce or eliminate risk of signal distortion while maintaining substantially stable rail to rail output.
    Type: Grant
    Filed: June 26, 2018
    Date of Patent: February 11, 2020
    Assignee: Lattice Semiconductor Corporation
    Inventors: Vinh Ho, Magathi Jayaram Willis, Keith Truong, Hamid Ghezelayagh
  • Patent number: 10546546
    Abstract: A pixel driving circuit for a display apparatus. The pixel driving circuit may include a first gate line, a second gate line, a data line, a first thin-film transistor, and a second thin-film transistor. A gate of the first thin-film transistor may be coupled to the first gate line. A source of the first thin-film transistor may be coupled to the data line. A drain of the first thin-film transistor may be coupled to a source of the second thin-film transistor. A gate of the second thin-film transistor may be coupled to the second gate line. A drain of the second thin-film transistor may be coupled to a pixel electrode.
    Type: Grant
    Filed: May 17, 2017
    Date of Patent: January 28, 2020
    Assignee: BOE TECHNOLOGY GROUP CO., LTD.
    Inventors: Seungwoo Han, Guangliang Shang
  • Patent number: 10529506
    Abstract: An electronic circuit providing a linear keypad and an apparatus comprising such electronic circuit are provided. Methods for detecting that a button of a linear keypad is being pressed and for determining which button is being pressed are also provided. A method for calibrating an apparatus comprising a linear keypad to enable the subsequent determination by the apparatus of which button of the linear keypad is being pressed is also provided.
    Type: Grant
    Filed: January 3, 2017
    Date of Patent: January 7, 2020
    Assignee: OneSpan North America Inc.
    Inventor: Serguei Konstantinovitch Savtchenko
  • Patent number: 10498352
    Abstract: A method for reducing data-dependent loading on a voltage reference pre-charges a capacitor of the capacitive digital-to-analog converter to configure the capacitor in a pre-charged state during a first interval. The method selectively discharges the capacitor from the pre-charged state according to a value of an input digital signal to configure the capacitor in a selectively discharged state during a second interval. The method holds an output node of the capacitive digital-to-analog converter at a reset voltage level during the first interval and the second interval. The output node is coupled to a first terminal of the capacitor. The method discharges any remaining charge on the capacitor and providing an output voltage signal to an output node of the capacitive digital-to-analog converter according to the selectively discharged state during a third interval. The output voltage signal has a voltage level corresponding to a value of the input digital signal.
    Type: Grant
    Filed: June 27, 2018
    Date of Patent: December 3, 2019
    Assignee: Silicon Laboratories Inc.
    Inventors: Aaron J. Caffee, Brian G. Drost, Volodymyr Kratyuk
  • Patent number: 10461767
    Abstract: An ADC is disclosed. The ADC includes a SAR logic circuit, a DAC, a comparator, and a voltage generator. The voltage generator includes a first switch connected to the comparator configured to selectively connect a second input terminal of the comparator to a reference voltage, a capacitor connected to the second input terminal of the comparator, and a second switch connected to the capacitor and selectively connected to either of a ground voltage and the reference voltage. The second switch is configured to selectively connect the capacitor to either of the ground voltage and the reference voltage, and the SAR logic circuit is further configured to receive the comparator output voltage, and to generate a digital input word for the DAC based on one or more comparator output voltages received from the comparator.
    Type: Grant
    Filed: May 31, 2018
    Date of Patent: October 29, 2019
    Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.
    Inventors: Ali Farid, Ahmed Emira, Mohamed Aboudina, Hassan Elwan
  • Patent number: 10453398
    Abstract: A detection/correction output circuit of a data-line driving circuit is provided with a transimpedance circuit including an operational amplifier and a current-detection transistor to detect a driving current that has passed through a driving transistor in a pixel circuit. The output voltage of the operational amplifier is amplified by using resistance elements connected in series. Thereby, it is possible to compensate the threshold voltage of the driving transistor with high accuracy by establishing a prescribed relationship between the gain of the driving transistor and the gain of the current detection transistor (by matching both gains) even if there is a difference between both gains. The output voltage of the operational amplifier may be amplified using a non-inverting amplifier circuit.
    Type: Grant
    Filed: June 13, 2014
    Date of Patent: October 22, 2019
    Assignee: SHARP KABUSHIKI KAISHA
    Inventor: Noritaka Kishi
  • Patent number: 10445278
    Abstract: An interface bridge to enable communication between a first integrated circuit die and a second integrated circuit die is disclosed. The two integrated circuit die may be connected via chip-to-chip interconnects. The first integrated circuit die may include programmable logic fabric. The second integrated circuit die may support the first integrated circuit die. The first integrated circuit die and the secondary integrated circuit die may communicate with one another via the chip-to-chip interconnects using an interface bridge. The first and second component integrated circuits may include circuitry to implement the interface bridge, which may provide source-synchronous communication using a data receive clock from the second integrated circuit die to the first integrated circuit die.
    Type: Grant
    Filed: December 28, 2016
    Date of Patent: October 15, 2019
    Assignee: Intel Corporation
    Inventors: Jeffrey Erik Schulz, David W. Mendel, Dinesh D. Patil, Gary Brian Wallichs, Keith Duwel, Jakob Raymond Jones
  • Patent number: 10438535
    Abstract: A display device may include a plurality of pixels that display image data on a display, a digital-to-analog converter that outputs a voltage that corresponds to a luminance value to be depicted on a first pixel, and a circuit that amplifies the voltage and outputs an amplified voltage to the first pixel. The circuit may include a capacitor that receives the voltage via the digital-to-analog converter and an amplifier coupled to the capacitor. The amplifier generates the amplified voltage based on the voltage stored the capacitor. The circuit also include switches that couple a first terminal of the capacitor to an output of the amplifier during a first amount of time and couples a second terminal of the capacitor to the output of the amplifier after the first amount of time expires.
    Type: Grant
    Filed: September 6, 2017
    Date of Patent: October 8, 2019
    Assignee: Apple Inc.
    Inventors: Derek K. Shaeffer, Jesse A. Richmond, Kenichi Ueno, Kingsuk Brahma, Mohammad B. Vahid Far, Shingo Hatanaka, Yafei Bi
  • Patent number: 10431212
    Abstract: A speech recognition system comprises: an input, for receiving an input signal from at least one microphone; a first buffer, for storing the input signal; a noise reduction block, for receiving the input signal and generating a noise reduced input signal; a speech recognition engine, for receiving either the input signal output from the first buffer or the noise reduced input signal from the noise reduction block; and a selection circuit for directing either the input signal output from the first buffer or the noise reduced input signal from the noise reduction block to the speech recognition engine.
    Type: Grant
    Filed: June 5, 2017
    Date of Patent: October 1, 2019
    Assignee: Cirrus Logic, Inc.
    Inventors: John Paul Lesso, Robert James Hatfield
  • Patent number: 10432208
    Abstract: A D/A converter for converting a digital signal with a predetermined number of bits to an analog signal, the D/A converter includes a plurality of component groups that include a plurality of components included in the D/A converter and are connected to an output unit for outputting the analog signal in a predetermined order; and a start position change unit that changes a start position within the plurality of the component groups used for generating a single analog signal by using a predefined shift pattern when generating the single analog signal corresponding to the digital signal.
    Type: Grant
    Filed: December 15, 2016
    Date of Patent: October 1, 2019
    Assignee: MITSUMI ELECTRIC CO., LTD.
    Inventors: Fumihiro Inoue, Akira Mogi
  • Patent number: 10425098
    Abstract: Embodiments of the disclosure can provide digital-to-analog converter (DAC) termination circuits. A single or multiple parallel impedance networks can be coupled to a DAC to reduce the DAC's AC impedance, increase the DAC speed, and reduce the DAC settling time. The parallel impedance networks can be coupled to one or more of the DAC terminals in termination specific cases, or to nodes within the DAC. In an example, one-sided T-termination can be used with a single termination impedance path coupled in parallel with the DAC terminals, for reducing AC impedance at the DAC reference terminals, increasing speed, and reducing settling time. In an example, multiple impedance networks can be used in an H-bridge termination solution, which can be useful for high resolution DACs with or within a high voltage range.
    Type: Grant
    Filed: April 6, 2018
    Date of Patent: September 24, 2019
    Assignee: Analog Devices Global
    Inventors: Tony Yincai Liu, Dennis A. Dempsey
  • Patent number: 10419011
    Abstract: An example timing error measurement system includes a digital-to-analog converter (DAC) having a plurality of current steering circuits, the DAC responsive to a clock signal, a one-bit comparator coupled to a differential output of the DAC, a filter coupled to an output of the one-bit comparator, control logic coupled to an output of the filter, and a delay line coupled to an output of the control logic. An output of the delay line is coupled to an input of the one-bit comparator. The delay line is configured to delay the clock signal.
    Type: Grant
    Filed: August 21, 2018
    Date of Patent: September 17, 2019
    Assignee: XILINX, INC.
    Inventors: Roberto Pelliconi, Christophe Erdmann, Derek Chang
  • Patent number: 10419015
    Abstract: A digital-to-analog converter including a resistor string configured to provide a plurality of gradation voltages formed by receiving a top voltage at one end thereof and a bottom voltage at the other end; a plurality of pass transistors including a pass transistor having one end which is electrically connected to the resistor string and outputting any one among the plurality of gradation voltages; and a decoder configured to control the plurality of pass transistors. The plurality of the pass transistors are included in any one among a plurality of groups according to values of the gradation voltages, and the pass transistors included in the any one group are divided into a first group and a second group according to output gradation voltages, and pass transistors included in the first group and pass transistors included in the second group are different types of pass transistors.
    Type: Grant
    Filed: November 17, 2017
    Date of Patent: September 17, 2019
    Assignee: INNOAXIS CO., LTD
    Inventor: Hwi-Cheol Kim
  • Patent number: 10411655
    Abstract: A radio frequency (RF) front-end for a transmitter in a complementary metal-oxide-semiconductor (CMOS) includes a mixer based core that itself includes first and second input signals; an amplifier that amplifies the first signal and transmits a corresponding amplified first signal; an up-conversion mixer that receives the amplified first signal and the second signal through transistors, and mixes the amplified first signal and second signal and generates a radio frequency (RF) signal; and an antenna that receives the RF signal and transmits the signal from the front-end.
    Type: Grant
    Filed: June 21, 2017
    Date of Patent: September 10, 2019
    Assignee: Board of Regents, The University of Texas System
    Inventors: Navneet Sharma, Kenneth K. O
  • Patent number: 10389377
    Abstract: A keeper based switch driver can generate overlapping differential signals and increase a crossing point of the overlapping differential signals a first predetermined amount. Additionally, the keeper based switch driver can further increase the crossing point of the overlapping differential signals a second predetermined amount and limit signal swing to an absolute value of a drain-source voltage. A microprocessor can also be electrically connected to a DAC cell with keeper based switch driver through a performance detection circuit. The microprocessor can be configured to receive information from a performance detection circuit and control a current of a variable current source in a keeper bias circuit accordingly.
    Type: Grant
    Filed: December 17, 2018
    Date of Patent: August 20, 2019
    Assignee: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
    Inventors: Kumar Thasari, Ullas Singh, Arvindh Iyer, Namik Kocaman
  • Patent number: 10374842
    Abstract: The present invention relates to data communication techniques and integrated circuit devices. More specifically, embodiments of the present invention provide an input buffer module that utilizes one or more equalization elements. The input buffer module includes an array of inverters arranged in a series. An equalization element is configured in series relative to a segment of the array of inverters. The resistance value of the equalization element is predetermined based on a delay associated with the segment of the array of inverters. There are other embodiments as well.
    Type: Grant
    Filed: December 6, 2018
    Date of Patent: August 6, 2019
    Assignee: INPHI CORPORATION
    Inventors: Karim Abdelhalim, Michael Le, Haidang Lin
  • Patent number: 10374623
    Abstract: A controlled switch having N inputs and a single output (N?2) is switchable between N states. In each state a respective one of the inputs is connected to the single output. There are N sources of sub-streams of analog samples, each sub-stream composed of pairs of adjacent analog samples. Each source is coupled to a respective one of the inputs. In operation, the controlled switch is controlled by a control signal to switch between the N states. While the controlled switch is in any one of the states, a data transition occurs between two adjacent analog samples in the sub-stream whose source is coupled to the input that is connected to the single output. The single output yields the high-bandwidth analog signal. Any pair of adjacent analog samples in any one of the sub-streams substantially determines a corresponding pair of adjacent analog samples in the high-bandwidth analog signal.
    Type: Grant
    Filed: June 11, 2018
    Date of Patent: August 6, 2019
    Assignee: Ciena Corporation
    Inventors: Shahab Oveis Gharan, Yuriy Greshishchev, Naim Ben-Hamida, Kim B. Roberts
  • Patent number: 10367522
    Abstract: A parallel delta sigma modulator architecture is disclosed. The parallel delta sigma modulator architecture includes a signal demultiplexer configured to receive an input signal and to demultiplex the input signal to output a plurality of streams, a plurality of delta sigma modulators executing in parallel, each delta sigma modulator configured to receive a stream from the plurality of streams and to generate a delta sigma modulated output, and a signal multiplexer configured to receive a plurality of delta sigma modulated outputs from the plurality of delta sigma modulators and to multiplex together the plurality of delta sigma modulated outputs into a pulse train.
    Type: Grant
    Filed: November 21, 2017
    Date of Patent: July 30, 2019
    Assignee: MY Tech, LLC
    Inventors: Tommy Yu, Avanindra Madisetti
  • Patent number: 10361731
    Abstract: A Delta-Sigma modulator architecture is disclosed that uses interleaving and dynamic matching algorithms to address the needs of multi-mode, multi-band high bandwidth transmitters. The proposed architecture also supports a novel software defined transmitter architecture based on an interleaved Delta-Sigma modulator to generate RF signals. The proposed architecture leverages interleaving concepts to relax subcomponent clock rates without changing the effective oversampling ratio, thus, making it easier to reach aggressive dynamic range goals across wider bandwidths at higher frequencies. The DEM algorithm helps to randomize mismatch errors across all interleaved paths and improves substantially the signal-to-noise ratio. Additionally, a tunable bandpass filter can be added to reject out-of-band emissions.
    Type: Grant
    Filed: November 30, 2017
    Date of Patent: July 23, 2019
    Assignee: HRL Laboratories, LLC
    Inventors: Zhiwei A. Xu, Yen-Cheng Kuan, Cynthia D. Baringer, Hasan Sharifi, James Chingwei Li, Donald A. Hitko
  • Patent number: 10361619
    Abstract: Realizing ZVS and ZCS in a CCM Boost Converter with BCM control with a single switch. Embodiments disclosed herein relate to continuous conduction mode (CCM) boost converters and more particularly to continuous conduction mode (CCM) boost converters with boundary control mode. The embodiments herein achieve a scheme to achieve complete soft switching of all the switching elements of a boost converter, without incorporating any additional auxiliary switch, wherein total soft switching is achieved by inserting a fly back transformer in series with a normal boost converter operating in a continuous conduction mode, and adopting boundary control mode.
    Type: Grant
    Filed: February 21, 2019
    Date of Patent: July 23, 2019
    Assignees: VIGNAN TECHNOLOGY BUSINESS INCUBATOR
    Inventors: Nagesh Vangala, Rayudu Mannam, Srinivasa Rao Gorantla
  • Patent number: 10355703
    Abstract: Power consumption of a successive-approximation type analog to digital converter is reduced. A system is provided with an analog to digital converter and a power-supply voltage generation unit. In the system provided with the analog to digital converter and the power-supply voltage generation unit, the analog to digital converter compares an analog signal with a reference signal and outputs frequency information indicating the number of times of comparison. Also, in the system, the power-supply voltage generation unit generates power-supply voltage on the basis of the frequency information output by the analog to digital converter and supplies the same to the analog to digital converter.
    Type: Grant
    Filed: April 18, 2016
    Date of Patent: July 16, 2019
    Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
    Inventor: Masahiro Segami
  • Patent number: 10352748
    Abstract: To achieve both response speed and accuracy required for a flow rate measuring device without sacrificing the simplicity and inexpensiveness of a PWM type D/A converter, the flow rate measuring device includes an analog conversion part adapted to convert a digital signal indicating a measured flow rate value to an analog signal. In addition, the analog conversion part includes: a PWM signal generating circuit that can output three or more specified voltages is configured to, on the basis of the measured flow rate value indicated by the digital signal, select two adjacent voltages, as well as on the basis of the measured flow rate value indicated by the digital signal, set a duty ratio to generate a PWM signal of which a high level and a low level are the two selected voltages, respectively; and a conversion circuit that smooths the PWM signal to convert to the analog signal.
    Type: Grant
    Filed: June 27, 2016
    Date of Patent: July 16, 2019
    Assignee: HORIBA STEC, Co., Ltd.
    Inventor: Hiroshi Takakura
  • Patent number: 10348324
    Abstract: A digital-to-analog converter including a resistor string configured to provide a plurality of gradation voltages formed by receiving a top voltage at one end thereof and a bottom voltage at the other end; a plurality of pass transistors including a pass transistor having one end which is electrically connected to the resistor string and outputting any one among the plurality of gradation voltages; and a decoder configured to control the plurality of pass transistors. The plurality of the pass transistors are included in any one among a plurality of groups according to values of the gradation voltages, and the pass transistors included in the any one group are divided into a first group and a second group according to output gradation voltages, and pass transistors included in the first group and pass transistors included in the second group are different types of pass transistors.
    Type: Grant
    Filed: November 17, 2017
    Date of Patent: July 9, 2019
    Assignee: INNOAXIS CO., LTD
    Inventor: Hwi-Cheol Kim