Bent Patents (Class 174/532)
-
Patent number: 11854937Abstract: A power module apparatus includes a power module having a package configured to seal a perimeter of a semiconductor device, and a heat radiator bonded to one surface of the package; a cooling device having a coolant passage through which coolant water flows, in which the heat radiator is attached to an opening provided on a way of the coolant passage, wherein the heat radiator of the power module is attached to the opening of the cooling device so that a height (ha) and a height (hb) are substantially identical to each other. The power module in which the heat radiator is attached to the opening formed at the upper surface portion of the cooling device can also be efficiently cooled, and thereby it becomes possible to reduce degradation due to overheating.Type: GrantFiled: December 7, 2020Date of Patent: December 26, 2023Assignee: ROHM CO., LTD.Inventors: Katsuhiko Yoshihara, Masao Saito
-
Patent number: 11769757Abstract: Light emitting diode (LED) components and related methods are disclosed. LED components include a submount, at least one LED chip on a first surface of the submount, and a light permeable structure or dam. The light permeable dam can provide a component having a viewing angle that is greater than 115°. A method of providing an LED component includes providing a non-metallic submount, attaching at least one LED chip to a first surface of the submount, and dispensing a light permeable dam over the first surface of the submount about the at least one LED chip thereby providing a component having a viewing angle that is greater than 115°.Type: GrantFiled: October 15, 2019Date of Patent: September 26, 2023Assignee: CreeLED, Inc.Inventors: Jesse Colin Reiherzer, Colin Kelly Blakely, Arthur Fong-Yuen Pun, Troy Anthony Trottier
-
Patent number: 11676903Abstract: A method for forming an electronic chip assembly. A first metal plate is coupled to a first side of a substrate to form a backing plate. A first cavity is created extending through the substrate to extend at least to the first metal plate. An electronic component is bonded to the substrate such that the electronic component is located within the first cavity. A second metal plate, having a second cavity, is disposed to a second side of the substrate, and over the first cavity such that the electronic component is encased within the first and second cavities by the first and second metal plates.Type: GrantFiled: August 20, 2020Date of Patent: June 13, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David Abraham, John Michael Cotte, Shawn Anthony Hall
-
Patent number: 11594425Abstract: A semiconductor package structure, including a lead frame, a die disposed on the front side of the lead frame, and a molding piece disposed on the lead frame and encapsulates the die, wherein the lead frame is provided with two extension portions extending respectively from two sides of the molding piece, and the extension portion is provided with recessed front surface and back surface on which a plating layer is formed.Type: GrantFiled: November 12, 2020Date of Patent: February 28, 2023Assignee: PANJIT INTERNATIONAL INC.Inventors: Chung-Hsiung Ho, Chi-Hsueh Li
-
Patent number: 9991044Abstract: An electronic apparatus includes a base and an electronic module. The base includes first and second base walls, a separating wall connected between the first and second base walls, and two receiving spaces disposed at opposite sides of the separating wall. The electronic module includes a terminal unit, and two electronic units respectively received in the receiving spaces and connected to the terminal unit. The terminal unit includes two pairs of first terminals, each of which has a connecting section protruding from one of two opposite side surfaces of the second base wall, and two second terminals, each of which has two connecting sections respectively protruding from two opposite side surfaces of the first base wall.Type: GrantFiled: August 25, 2016Date of Patent: June 5, 2018Assignee: Bothhand Enterprise Inc.Inventors: Yung-Ming Pan, Chung-Cheng Fan
-
Patent number: 9343394Abstract: A semiconductor device of the present invention includes a resin package, a semiconductor chip sealed in the resin package, and having first and second pads on a front surface, a lead integrated island sealed in the resin package, to one surface of which a back surface of the semiconductor chip is bonded, and the other surface of an opposite side to the one surface of which is partially exposed from a bottom surface of the resin package as a first pad connecting terminal for electrical connection between the first pad and outside and a back connecting terminal for electrical connection between the back surface of the semiconductor chip and outside separately from each other, and a lead formed separately from the lead integrated island, sealed in the resin package, one surface of which is connected with the second pad by a wire, and the other surface of an opposite side to the one surface of which is exposed from a bottom surface of the resin package as a second pad connecting terminal for electrical connectioType: GrantFiled: April 22, 2015Date of Patent: May 17, 2016Assignee: ROHM CO., LTD.Inventors: Akihiro Koga, Toichi Nagahara
-
Patent number: 8941018Abstract: A connecting element for electrical contacting of an electrical component having at least one electrically conductive line part, embedded at least partially in an injection-molded housing, is provided, the connecting element having at least one stiffening element reinforcing the line part.Type: GrantFiled: March 27, 2012Date of Patent: January 27, 2015Assignee: Robert Bosch GmbHInventors: Peter Kunert, Michael Hortig, Timo Nachtrab, Matthias Ludwig
-
Patent number: 8749986Abstract: A flexible midplane comprises: a printed circuit board including: a middle section and at least one side section; and a flexible region disposed between the middle section and each side section; wherein each flexible region permits the corresponding side section to be bent in relation to the middle section.Type: GrantFiled: December 21, 2005Date of Patent: June 10, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Eric C. Peterson, Christian L. Belady
-
Patent number: 8729397Abstract: An embedded structure of circuit board is provided. The embedded structure includes a substrate, a first patterned conductive layer disposed on the substrate and selectively exposing the substrate, a first dielectric layer covering the first patterned conductive layer and the substrate, a pad opening disposed in the first dielectric layer, and a via disposed in the pad opening and exposing the first patterned conductive layer, wherein the outer surface of the first dielectric layer has a substantially even surface.Type: GrantFiled: December 13, 2011Date of Patent: May 20, 2014Assignee: Unimicron Technology Corp.Inventors: Yi-Chun Liu, Wei-Ming Cheng, Tsung-Yuan Chen, Shu-Sheng Chiang
-
Patent number: 8153478Abstract: A method for manufacturing an integrated circuit package system includes: forming a die paddle; forming an under paddle leadframe including lower leadfingers thereon; attaching the under paddle leadframe to the die paddle with the lower leadfingers extending under the die paddle; attaching a die to the die paddle; and planarizing a bottom surface of the under paddle leadframe to separate the lower leadfingers under the die paddle.Type: GrantFiled: June 29, 2011Date of Patent: April 10, 2012Assignee: STATS ChipPAC Ltd.Inventors: Guruprasad Badakere Govindaiah, Arnel Trasporto
-
Patent number: 7989931Abstract: An integrated circuit package system is provided including: forming a die paddle; forming an under paddle leadframe including lower leadfingers thereon; attaching the under paddle leadframe to the die paddle with the lower leadfingers extending under the die paddle; attaching a die to the die paddle; and planarizing the bottom surface of the under paddle leadframe to separate the lower leadfingers under the die paddle.Type: GrantFiled: September 26, 2007Date of Patent: August 2, 2011Assignee: Stats Chippac Ltd.Inventors: Guruprasad Badakere Govindaiah, Arnel Trasporto
-
Patent number: 7863527Abstract: An integrated circuit includes a positive lead defining a first pocket and a negative lead spaced apart from the positive lead that defines a second pocket that is aligned with the first pocket. The first and second pockets are adapted to receive and hold an electrical device such as a capacitor therein.Type: GrantFiled: November 13, 2007Date of Patent: January 4, 2011Assignee: Continental Automotive Systems US, Inc.Inventor: Gaetan Vich
-
Patent number: 7781683Abstract: An electrode assembly includes an electrode electrically connected to a capacitor with a wire. An assembly carrier may be used to hold and secure at least the wire and capacitor during assembly. A method of assembly for attaching a wire to a capacitor and an electrode may include an assembly carrier for housing and securing the wire, capacitor, and electrode during assembly.Type: GrantFiled: February 7, 2008Date of Patent: August 24, 2010Assignee: Boston Scientific Neuromodulation CorporationInventors: Matthew I. Haller, Tom Xiahoai He, Jay Daulton
-
Patent number: 7724536Abstract: A circuit device capable of suppressing reduction of reliability resulting from heat generated in a circuit element is obtained. This circuit device comprises a first insulating layer having a first opening and a second opening, a first conductor filling up the first opening of the first insulating layer, a second conductor, formed along the inner side surface of the second opening of the first insulating layer, having a concave upper surface and a circuit element arranged above a region of the first insulating layer formed with the first opening.Type: GrantFiled: March 30, 2006Date of Patent: May 25, 2010Assignee: Sanyo Electric Co., Ltd.Inventors: Ryosuke Usui, Hideki Mizuhara, Yasunori Inoue, Katsunori Kobayashi
-
Patent number: 7336499Abstract: An object of the present invention is to provide a flexible printed wiring board which relaxes stress concentration in the flexible printed wiring board during production steps, thereby preventing wire breakage in inner lead portions and cracking in solder resist which would otherwise be caused during mounting of devices such as IC chips and LSI chips. The flexible printed wiring board of the present invention includes an insulating layer; a wiring pattern formed of a plurality of wirings being juxtaposed, which wiring pattern is formed through patterning a conductor layer stacked on at least one surface of the insulating layer and on which wiring pattern a semiconductor chip is to be mounted; and grid-like dummy patterns formed in a blank area where the wiring pattern is not provided, wherein the dummy patterns are formed in a width direction generally symmetrically with respect to the longitudinal direction of the flexible printed wiring board.Type: GrantFiled: December 15, 2005Date of Patent: February 26, 2008Assignee: Mitsui Mining & Smelting Co., Ltd.Inventor: Kota Hagiwara
-
Patent number: 7298607Abstract: A chassis reinforcing apparatus includes a chassis defining a component housing. A chassis reinforcing member is coupled to the chassis and comprises a bend which is directed towards the component housing. The bend is designed such that, with components housed in the component housing, the chassis reinforcing member is deflected into a substantially planar orientation.Type: GrantFiled: September 29, 2005Date of Patent: November 20, 2007Assignee: Dell Products L.P.Inventor: Steven Zielnicki