With Particular Chip Input/output Means Patents (Class 257/203)
-
Patent number: 8704223Abstract: A transistor of a characteristic checking element has a gate electrode connected to a measurement pad disposed in a dicing line and to an internal measurement pad disposed inside a semiconductor device. In a P/W process, a gate insulating film of the transistor is broken by an electric voltage applied via the internal measurement pad. Since the gate insulating film of the transistor is broken, a new current path is formed. Thus, measurement of accurate characteristics of the characteristic checking element is inhibited.Type: GrantFiled: January 8, 2008Date of Patent: April 22, 2014Inventors: Minoru Yamagami, Hisayuki Nagamine
-
Patent number: 8698157Abstract: A capacitance element includes a first capacitance electrode formed over a TFT with a insulating interlayer therebetween, and a second capacitance electrode formed so as to oppose the first capacitance electrode with a first dielectric layer therebetween, the second capacitance electrode being electrically connected to a semiconductor layer of the TFT through a contact hole formed in the insulating interlayer. The second capacitance electrode includes a first conductive layer and a second conductive layer stacked on the first conductive layer. A portion of the first conductive layer overlapping the contact hole is removed, and the second conductive layer and the semiconductor layer are electrically connected to each other through the contact hole.Type: GrantFiled: September 13, 2012Date of Patent: April 15, 2014Assignee: Seiko Epson CorporationInventor: Yoshikazu Hanamura
-
Patent number: 8686475Abstract: A cell element field for data processing having function cells for execution of algebraic and/or logic functions and memory cells for receiving, storing and/or outputting information is described. A control connection may lead from the function cells to the memory cells.Type: GrantFiled: February 9, 2011Date of Patent: April 1, 2014Assignee: Pact XPP Technologies AGInventor: Martin Vorbach
-
Patent number: 8680582Abstract: Signals are routed to and from identical stacked integrated circuit dies by selectively coupling first and second bonding pads on each of the dies to respective circuits fabricated on the dies through respective transistors. The transistors connected to the first bonding pads of an upper die are made conductive while the transistors connected to the second bonding pads of the upper die are made non-conductive. The transistors connected to the second bonding pads of a lower die are made conductive while the transistors connected to the first bonding pads of the lower die are made non-conductive. The second bonding pads of the upper die are connected to the second bonding pads of the lower die through wafer interconnects extending through the upper die. Signals are routed to and from the circuits on the first and second dies through the first and second bonding pads, respectively.Type: GrantFiled: June 8, 2011Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventors: Jacob Robert Anderson, William Jones
-
Patent number: 8680524Abstract: A method of arranging pads in a semiconductor memory device, the semiconductor memory device using the method, and a processing system having mounted therein the semiconductor memory device. The method includes classifying pads provided in a memory chip of the semiconductor memory device into monitoring pads configured for a memory chip test on a wafer, a package pads configured for wire connection in a package, and common pads configured for both the memory chip test on the wafer and wire connection in the package and arranging the monitoring pads and the package pads separately in columns on the memory chip.Type: GrantFiled: July 1, 2011Date of Patent: March 25, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Chi-sung Oh
-
Patent number: 8669593Abstract: A semiconductor integrated circuit according to the present invention includes an I/O cell, a first PAD connected to the I/O cell, first and second PADs, a package wire which is connected to the first PAD and allows connection between the first PAD and an outside of the semiconductor integrated circuit, and a second package wire which is connected to the second PAD and allows connection between the second PAD and an outside of the semiconductor integrated circuit. A connection point between the first PAD and the fist package wire is located in an area where the I/O cell is placed. A connection point between the second PAD and the second package wire is located outside an area where the I/O cell is placed.Type: GrantFiled: December 8, 2010Date of Patent: March 11, 2014Assignee: Panasonic CorporationInventor: Tatsuya Naruse
-
Patent number: 8653629Abstract: A semiconductor device has a semiconductor substrate. The semiconductor device has a plurality of LSI regions that are formed on the semiconductor substrate and are provided with a first power supply wiring layer including a first power supply wire. The semiconductor device has a first power supply terminal formed on the semiconductor substrate. The semiconductor device has a second power supply wiring layer including a second power supply wire that electrically connects the first power supply wire and the first power supply terminal, the second power supply wiring layer is formed in a dicing region between the LSI regions along a dicing line that separates the LSI regions and the dicing line region. A first barrier metal film is formed at least in the LSI regions at a boundary between the first power supply wire and the second power supply wire.Type: GrantFiled: September 19, 2011Date of Patent: February 18, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Shoji Seta, Yojiro Hamasaki
-
Patent number: 8643189Abstract: A packaged semiconductor die has a die support mounting surface mounted to a die support having external connectors. A die connection pad surface opposite to die supporting mount surface has associated die connection pads that are circuit nodes of the semiconductor die. The die connection pad surface also has a power rail pad. The power rail pad has a surface area larger than surface areas of the die connection pads. Bond wires electrically couple the power rail pad to two or more of the die connection pads.Type: GrantFiled: July 17, 2012Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Boon Yew Low, Navas Khan Oratti Kalandar, Lan Chu Tan
-
Patent number: 8624406Abstract: Disclosed is a liquid crystal driver having a plurality of output cells (101), wherein operational amplifiers (105), which are components of the output cells (101), are connected to a power wire (109a) formed in the liquid crystal driver, which is a semiconductor element. Further, the semiconductor element is mounted on a substrate on which a bypass wire (201) has been formed. The bypass wire (201) is connected to the power wire (109a) through bumps (203) for each separate one of the operational amplifiers (105) of all of the output cells.Type: GrantFiled: August 11, 2010Date of Patent: January 7, 2014Assignee: Sharp Kabushiki KaishaInventors: Shunichi Murahashi, Michihiro Nakahara, Atsushi Maruyama, Hajime Nonomura
-
Patent number: 8614462Abstract: A method of fabricating an array substrate for an organic electroluminescent device includes forming a semiconductor layer of polysilicon in an element region, and a semiconductor pattern of polysilicon in a storage region on a substrate; forming a multiple-layered gate electrode corresponding to a center portion of the semiconductor layer and a first storage electrode corresponding to the semiconductor pattern; performing an impurity-doping to make a portion of the semiconductor layer not covered by the gate electrode into an ohmic contact layer and make the semiconductor pattern into a second storage electrode; forming source and drain electrodes and a third storage electrode corresponding to the first storage electrode; forming a first electrode contacting the drain electrode and a fourth storage electrode corresponding to the third storage electrode.Type: GrantFiled: October 31, 2011Date of Patent: December 24, 2013Assignee: LG Display Co., Ltd.Inventors: Hee-Dong Choi, Ki-Sul Cho, Seong-Moh Seo
-
Patent number: 8598631Abstract: A semiconductor integrated circuit chip mounted on a substrate by flip chip bonding includes: a plurality of electrode pads; a corner portion of a flat periphery of an inner layer; a first linear region adjoining one side of the corner portion; a second linear region adjoining another side of the corner portion; and a third linear region adjoining a side of the first linear region opposite to the side adjoining the corner portion. A circuit core placeable region is provided in at least part of the corner portion and the first linear region. A plurality of IO cells connected to the electrode pads are arranged in the second and third linear regions. The IO cells in the second linear region are connected to the electrode pads arranged inwardly in n rows×n columns from a corner of the chip above the corner portion.Type: GrantFiled: May 7, 2013Date of Patent: December 3, 2013Assignee: Panasonic CorporationInventor: Shiro Usami
-
Patent number: 8581302Abstract: Signals outputted from an I/O buffer with a parallel drive configuration are stabilized for reliability enhancement. Each I/O cell has a complementary I/O cell that outputs one output signal as a complementary signal made up of a non-inverted signal and an inverted signal. Two I/O cells are coupled in parallel. Output portions of first inverters are coupled together through a first wiring; and output portions of second inverters are coupled together through a second wiring. The first wiring is formed on the lower side of the I/O cells so that it is astride the two I/O cells, and the second wiring is formed above the first wiring so that it is astride the two I/O cells. The wirings are laid out so that the wiring length of the first wiring and the wiring length of the second wiring are substantially equal to each other.Type: GrantFiled: November 12, 2011Date of Patent: November 12, 2013Assignee: Renesas Electronics CorporationInventors: Mitsuya Kinoshita, Motoo Suwa, Akinobu Watanabe, Shigezumi Matsui
-
Patent number: 8557643Abstract: A device with reduced gate resistance includes a gate structure having a first conductive portion and a second conductive portion formed in electrical contact with the first conductive portion and extending laterally beyond the first conductive portion. The gate structure is embedded in a dielectric material and has a gate dielectric on the first conductive portion. A channel layer is provided over the first conductive portion. Source and drain electrodes are formed on opposite end portions of a channel region of the channel layer. Methods for forming a device with reduced gate resistance are also provided.Type: GrantFiled: October 3, 2011Date of Patent: October 15, 2013Assignee: International Business Machines CorporationInventors: Shu-Jen Han, Alberto Valdes Garcia
-
Publication number: 20130240954Abstract: A semiconductor integrated circuit chip mounted on a substrate by flip chip bonding includes: a plurality of electrode pads; a corner portion of a flat periphery of an inner layer; a first linear region adjoining one side of the corner portion; a second linear region adjoining another side of the corner portion; and a third linear region adjoining a side of the first linear region opposite to the side adjoining the corner portion. A circuit core placeable region is provided in at least part of the corner portion and the first linear region. A plurality of IO cells connected to the electrode pads are arranged in the second and third linear regions. The IO cells in the second linear region are connected to the electrode pads arranged inwardly in n rows×n columns from a corner of the chip above the corner portion.Type: ApplicationFiled: May 7, 2013Publication date: September 19, 2013Applicant: PANASONIC CORPORATIONInventor: Shiro USAMI
-
Publication number: 20130234211Abstract: A layout of a semiconductor device is capable of reliably reducing a variation in gate length due to the optical proximity effect, and enables flexible layout design to be implemented. Gate patterns (G1, G2, G3) of a cell (C1) are arranged at the same pitch, and terminal ends (e1, e2, e3) of the gate patterns are located at the same position in the Y direction, and have the same width in the X direction. A gate pattern (G4) of a cell (C2) has protruding portions (4b) protruding toward the cell (C1) in the Y direction, and the protruding portions (4b) form opposing terminal ends (eo1, eo2, eo3). The opposing terminal ends (eo1, eo2, eo3) are arranged at the same pitch as the gate patterns (G1, G2, G3), are located at the same position in the Y direction, and have the same width in the X direction.Type: ApplicationFiled: March 18, 2013Publication date: September 12, 2013Applicant: PANASONIC CORPORATIONInventors: Kazuyuki NAKANISHI, Masaki TAMARU
-
Patent number: 8530308Abstract: An integrated circuit device comprises a memory cell well formed with a flash memory device, first and second well of opposite conductivity types for formation of high voltage transistors, and third and fourth wells of opposite conductivity types for low voltage transistors, wherein at least one of the first and second wells and at least one of the third and fourth wells have an impurity distribution profile steeper than the memory cell well.Type: GrantFiled: December 31, 2009Date of Patent: September 10, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Taiji Ema, Hideyuki Kojima, Toru Anezaki
-
Patent number: 8513708Abstract: The present invention provides an integrated circuit suitable for various packaging modes. This integrated circuit includes: a core circuit, a plurality of pads, and a selection circuit. The selection circuit is coupled between the core circuit and the pads for determining the connection state between the core circuit and the pads based on a control signal. When the control signal provides a first value, the core circuit and the pads will be in a first connection state, and the integrated circuit will be applied with a single-die package. However, when the control signal provides a second value, the core circuit and the pads will be in the second connection state, and the integrated circuit will be applied with a multi-die package.Type: GrantFiled: May 27, 2008Date of Patent: August 20, 2013Assignee: Realtek Semiconductor Corp.Inventors: Hsien Chun Chang, Chia Lung Hung, Tsung Chi Lin, Tzuo Bo Lin
-
Patent number: 8507953Abstract: By providing a body controlled double channel transistor, increased functionality in combination with enhanced stability may be accomplished. For instance, flip flop circuits usable for static RAM cells may be formed on the basis of the body controlled double channel transistor, thereby reducing the number of transistors required per cell, which may result in increased information density.Type: GrantFiled: November 30, 2010Date of Patent: August 13, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Frank Wirbeleit
-
Patent number: 8501622Abstract: A semiconductor device including a plurality of input/output cells and having a first bond pad and at least one second bond pad coupled to each input/output cell. The first bond pads comprise a first pattern, and the at least second bond pads comprise at least one second pattern, wherein the at least one second pattern is different from or the same as the first pattern. Either the first bond pads, the at least second bond pads, or both, may be used to electrically couple the input/output cells of the semiconductor device to leads of an integrated circuit package or other circuit component.Type: GrantFiled: March 29, 2010Date of Patent: August 6, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ker-Min Chen
-
Patent number: 8492795Abstract: An integrated circuit (IC) including a core area containing active devices and at least one input/output (I/O) cell configured to transfer signals into and out of the core area. The at least one I/O cell includes a gate orientation, a pre-driver module, and at least one post-driver module. The pre-driver module and the at least one post-driver module are offset from each other by an angle between zero and ninety degrees with respect to the gate orientation. The gate orientation for every one of the at least one I/O cell is substantially the same.Type: GrantFiled: March 28, 2012Date of Patent: July 23, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ker-Min Chen
-
Patent number: 8482038Abstract: A technique which reduces the influence of external noise such as crosstalk noise in a semiconductor device to prevent a circuit from malfunctioning. A true signal wire and a bar signal wire which are susceptible to noise and part of an input signal line to a level shifter circuit, and shield wires for shielding these signal wires are laid on an I/O cell. Such I/O cells are placed side by side to complete a true signal wire connection and a bar signal wire connection. These wires are arranged in a way to pass over a plurality of I/O cells and are parallel to each other or multilayered.Type: GrantFiled: July 10, 2012Date of Patent: July 9, 2013Assignee: Renesas Electronics CorporationInventors: Takayuki Sasaki, Yasuto Igarashi, Naozumi Morino
-
Patent number: 8466497Abstract: A semiconductor integrated circuit chip mounted on a substrate by flip chip bonding includes: a plurality of electrode pads; a corner portion of a flat periphery of an inner layer; a first linear region adjoining one side of the corner portion; a second linear region adjoining another side of the corner portion; and a third linear region adjoining a side of the first linear region opposite to the side adjoining the corner portion. A circuit core placeable region is provided in at least part of the corner portion and the first linear region. A plurality of IO cells connected to the electrode pads are arranged in the second and third linear regions. The IO cells in the second linear region are connected to the electrode pads arranged inwardly in n rows×n columns from a corner of the chip above the corner portion.Type: GrantFiled: October 11, 2011Date of Patent: June 18, 2013Assignee: Panasonic CorporationInventor: Shiro Usami
-
Patent number: 8455924Abstract: Multilevel metallization layouts for an integrated circuit chip including transistors having first, second and third elements to which metallization layouts connect. The layouts minimize current limiting mechanism including electromigration by positioning the connection for the second contact vertically from the chip, overlapping the planes and fingers of the metallization layouts to the first and second elements and forming a pyramid or staircase of multilevel metallization layers to smooth diagonal current flow.Type: GrantFiled: June 16, 2008Date of Patent: June 4, 2013Assignee: International Business Machines CorporationInventors: David Ross Greenberg, John Joseph Pekarik, Jorg Scholvin
-
Patent number: 8431446Abstract: Embodiments disclosed herein may relate to electrically conductive vias in cross-point memory array devices. In an embodiment, the vias may be formed using a lithographic operation also utilized to form electrically conductive lines in a first electrode layer of the cross-point memory array device.Type: GrantFiled: December 29, 2009Date of Patent: April 30, 2013Assignee: MicronTechnology, IncInventor: Stephen Tang
-
Patent number: 8431967Abstract: A layout of a semiconductor device is capable of reliably reducing a variation in gate length due to the optical proximity effect, and enables flexible layout design to be implemented. Gate patterns (G1, G2, G3) of a cell (C1) are arranged at the same pitch, and terminal ends (e1, e2, e3) of the gate patterns are located at the same position in the Y direction, and have the same width in the X direction. A gate pattern (G4) of a cell (C2) has protruding portions (4b) protruding toward the cell (C1) in the Y direction, and the protruding portions (4b) form opposing terminal ends (eo1, eo2, eo3). The opposing terminal ends (eo1, eo2, eo3) are arranged at the same pitch as the gate patterns (G1, G2, G3), are located at the same position in the Y direction, and have the same width in the X direction.Type: GrantFiled: February 3, 2011Date of Patent: April 30, 2013Assignee: Panasonic CorporationInventors: Kazuyuki Nakanishi, Masaki Tamaru
-
Patent number: 8426924Abstract: An area efficient distributed device for integrated voltage regulators comprising at least one filler cell coupled between a pair of PADS on I/O rail of a chip and at least one additional filler cell having small size replica of said device is coupled to said I/O rails for distributing replicas of said device on the periphery of said chip. The device is coupled as small size replica on the lower portion of said second filler cell for distributing said device on the periphery of said chip and providing maximal area utilization.Type: GrantFiled: March 24, 2011Date of Patent: April 23, 2013Assignee: STMicroelectronics Pvt. Ltd.Inventors: Joshipura Jwalant, Nitin Bansal, Amit Katyal, Massimiliano Picca
-
Patent number: 8395189Abstract: A semiconductor integrated circuit includes a group of wirings routed at first to Nth (N being an integer not less than two) wiring positions sequentially arranged in parallel, each of the wirings being divided into two portions comprising a starting end side and a terminating end side; and an Mth buffer circuit that connects the starting end side of the wiring at the Mth wiring position (M being an integer that satisfies 1?M?K, wherein K is an integer that satisfies K?N/2) as an input and the terminating end side of the wiring at the (M+N?K)th wiring position as an output. The group of the wirings has a structure in which connection is switched so that the starting end side of the wiring at a Jth (J being an integer that satisfies K<J?N) wiring position is routed to the terminating end side of the wiring at a (J?K)th wiring position on a wiring layer above a placement region of the buffer circuit(s). Chip occupying area of the group of wirings and the buffer circuit is reduced.Type: GrantFiled: February 12, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventor: Junichi Yamada
-
Patent number: 8390031Abstract: Provided is a pad layout structure of a semiconductor chip capable of preventing lead-broken problems when packaging the semiconductor chip with a high aspect ratio in a tape carrier package (TCP). In the pad layout structure of the semiconductor chip, a plurality pads are arranged along upper, lower, left and right sides of the semiconductor chip with a high aspect ratio, and a longitudinal width of pads arranged at the left and right sides and a transverse width of pads arranged at both edges of the upper and lower sides are greater than a transverse width of pads arranged at centers of the upper and lower sides.Type: GrantFiled: July 27, 2012Date of Patent: March 5, 2013Assignee: Silicon Works Co., Ltd.Inventors: Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Patent number: 8362613Abstract: The present disclosure is directed to a semiconductor die having a chip outline boundary, a die seal, a row of input/output contact pads separated from the chip outline boundary by the die seal, a first row of solder bump connections positioned between the row of input/output contact pads and the die seal, and a second row of solder bump connections separated from the first row of solder bump connections by the row of input/output contact pads.Type: GrantFiled: December 30, 2010Date of Patent: January 29, 2013Assignee: STMicroelectronics Pvt Ltd.Inventors: Anil Yadav, Sanjeev Kumar Jain, Rajesh Bajaj
-
Patent number: 8354696Abstract: A semiconductor device may include a plurality of logic circuits connected to each other through input and output terminals thereof. The plurality of logic circuits comprising a first sub-plurality of logic circuits coupled to a first one of different power systems. The first sub-plurality of logic circuits is laid out and adjacent to each other in a first direction. The first sub-plurality of logic circuits includes a first logic circuit and a second logic circuit. The second logic circuit is adjacent to the first logic circuit. The first logic circuit includes a first element comprising a first diffusion layer. The second logic circuit includes a second element comprising the first diffusion layer.Type: GrantFiled: December 27, 2010Date of Patent: January 15, 2013Assignee: Elpida Memory, Inc.Inventors: Yoshiaki Shimizu, Kazuhiko Matsuki
-
Patent number: 8338864Abstract: A semiconductor device in a continuous diffusion region formed on a semiconductor substrate and having either a P-type or N-type polarity includes: a first transistor formed within the continuous diffusion region; a second transistor formed within the continuous diffusion region and in an area that is different from an area where the first transistor is formed; a third transistor formed within the continuous diffusion region and in an area between the first and second transistors, and having a gate electrode to which a fixed potential is applied; and a fourth transistor formed within the continuous diffusion region and in an area between the second and third transistors, and having a gate electrode to which a fixed potential is applied.Type: GrantFiled: June 7, 2010Date of Patent: December 25, 2012Assignee: Fujitsu LimitedInventor: Hiroshi Katakura
-
Patent number: 8338890Abstract: A semiconductor device includes: a plurality of external terminals; a plurality of semiconductor substrates that are layered; a through electrode penetrating through at least one of the semiconductor substrates and electrically connected with any of the external terminals; and a plurality of electrostatic discharge protection circuits provided on any one of the semiconductor substrates. In the device, the through electrode is electrically connected with the plurality of electrostatic discharge protection circuits.Type: GrantFiled: November 30, 2009Date of Patent: December 25, 2012Assignee: Seiko Epson CorporationInventors: Takayuki Saiki, Shinya Sato, Hiroyuki Takamiya
-
Publication number: 20120292667Abstract: Embodiments provide crossbar structures, and reconfigurable circuits that contain crossbar structures, that include n inputs and an output, where n is an integer, chains of transistors coupled to the n inputs and the output, a plurality of control signal elements—each coupled to one or more transistors of the plurality of chains of transistors to selectively couple said n inputs to the output—and an additional chain of transistors coupled to at least some of the plurality of control signal elements and the output to selectively couple a constant output voltage to the output. Other embodiments may be disclosed and claimed.Type: ApplicationFiled: August 2, 2012Publication date: November 22, 2012Inventors: Olivier V. Lepape, Philippe Piquet
-
Patent number: 8304813Abstract: A connection between a first circuit within an I/O region of an integrated circuit chip and a second circuit within a core region of the chip. The first circuit is connected to a bonding pad through a first conductor in a first layer of an I/O region. The second circuit is connected to the bonding pad through a second conductor in a second layer of an I/O region above the first layer.Type: GrantFiled: January 8, 2007Date of Patent: November 6, 2012Assignee: SanDisk Technologies, Inc.Inventors: Paul Lassa, Paul Paternoster, Brian Cheung
-
Publication number: 20120267689Abstract: An integrated circuit memory device, including a memory circuit and a peripheral circuit, is described which is suitable for low cost manufacturing. The memory circuit and peripheral circuit for the device are implemented in different layers of a stacked structure. The memory circuit layer and the peripheral circuit layer include complementary interconnect surfaces, which upon mating together establish the electrical interconnection between the memory circuit and the peripheral circuit. The memory circuit layer and the peripheral circuit layer can be formed separately using different processes on different substrates in different fabrication lines. This enables the use of independent fabrication process technologies, one arranged for the memory array, and another arranged for the supporting peripheral circuit. The separate circuitry can then be stacked and bonded together.Type: ApplicationFiled: April 19, 2011Publication date: October 25, 2012Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Shih-Hung Chen, Hang-Ting Lue, Kuang Yeu Hsieh
-
Publication number: 20120223368Abstract: An integrated circuit created from a cell library of compact cells. The cell library includes cells having a metal trace routed along the boundary of the cells for carrying a power supply voltage. The cells also include another metal trace routed along the interior of the cells for carrying another power supply voltage. A cell pin carrying an input signal or output signal of the cell is located outside of the region between the two power rails. By routing the power supply voltages and cell pins of the cell in this manner, the integrated circuit created from the cell is extremely compact while still complying with various design rules.Type: ApplicationFiled: March 3, 2011Publication date: September 6, 2012Applicant: SYNOPSYS, INC.Inventors: Deepak D. Sherlekar, Vahe Hovsepyan
-
Patent number: 8258631Abstract: Provided is a pad layout structure of a semiconductor chip capable of preventing lead-broken problems when packaging the semiconductor chip with a high aspect ratio in a tape carrier package (TCP). In the pad layout structure of the semiconductor chip, a plurality pads are arranged along upper, lower, left and right sides of the semiconductor chip with a high aspect ratio, and a longitudinal width of pads arranged at the left and right sides and a transverse width of pads arranged at both edges of the upper and lower sides are greater than a transverse width of pads arranged at centers of the upper and lower sides.Type: GrantFiled: December 17, 2007Date of Patent: September 4, 2012Assignee: Silicon Works Co., Ltd.Inventors: Dae-Keun Han, Dae-Seong Kim, Joon-Ho Na
-
Patent number: 8247845Abstract: Semiconductor devices, methods of manufacturing thereof, and methods of arranging circuit components of an integrated circuit are disclosed. In one embodiment, a semiconductor device includes an array of a plurality of devices arranged in a plurality of rows. At least one electrostatic discharge (ESD) protection circuit or a portion thereof is disposed in at least one of the plurality of rows of the array of the plurality of devices.Type: GrantFiled: January 28, 2008Date of Patent: August 21, 2012Assignee: Infineon Technologies AGInventors: Uwe Paul Schroeder, David Alvarez
-
Patent number: 8242613Abstract: A semiconductor die has rows of bond pads along the edges of a major surface. The corners of the die are designated as keep out areas, with design layout rules prohibiting a probe-able bond pad from being placed in the keep out areas so that a minimum distance may be maintained between distal ends of adjacent rows of bond pads (i.e., bond pads along adjacent edges). The bond pads of each row have IO pad areas that are aligned with each other and IO probe areas that are aligned with each other. A generally L-shaped bond pad includes a first, vertical part that extends inwardly from an edge of the semiconductor die and a second, horizontal part connected to the vertical part. The L-shaped bond pad may be placed between a last bond pad in a row and a corner keep out area, and the second part of the L-shaped bond pad extends into the corner keep out area.Type: GrantFiled: September 1, 2010Date of Patent: August 14, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Chetan Verma, Shailesh Kumar, Meng Kong Lye
-
Patent number: 8242541Abstract: A technique which reduces the influence of external noise such as crosstalk noise in a semiconductor device to prevent a circuit from malfunctioning. A true signal wire and a bar signal wire which are susceptible to noise and part of an input signal line to a level shifter circuit, and shield wires for shielding these signal wires are laid on an I/O cell. Such I/O cells are placed side by side to complete a true signal wire connection and a bar signal wire connection. These wires are arranged in a way to pass over a plurality of I/O cells and are parallel to each other or multilayered.Type: GrantFiled: January 9, 2007Date of Patent: August 14, 2012Assignee: Renesas Electronics CorporationInventors: Takayuki Sasaki, Yasuto Igarashi, Naozumi Morino
-
Patent number: 8203173Abstract: A semiconductor integrated circuit has: a substrate; a basic logic cell placed on the substrate and configured to function as a part of a logic circuit; and a dummy cell placed on the substrate and not configured to function as a part of a logic circuit. The basic logic cell includes a diffusion layer formed in the substrate, and a distance from the diffusion layer to a boundary between the basic logic cell and another cell adjacent to the basic logic cell is equal to a first distance. The dummy cell includes a dummy diffusion layer that is a diffusion layer formed in the substrate, and a distance from the dummy diffusion layer to a boundary between the dummy cell and another cell adjacent to the dummy cell is equal to the first distance.Type: GrantFiled: July 7, 2009Date of Patent: June 19, 2012Assignee: Renesas Electronics CorporationInventor: Toshifumi Uemura
-
Publication number: 20120132963Abstract: An integrated circuit (IC) cell may include first and second semiconductor regions, and parallel electrically conductive lines extending above the first and second semiconductor regions. The IC cell may further include electrically conductive line contacts electrically connected to the parallel electrically conductive lines, and may include at least one first line contact between the first semiconductor region and a corresponding end of the IC cell, and at least one second line contact between the first semiconductor region and the second semiconductor region. Adjacent ones of the electrically conductive lines may be respectively coupled to one of the at least one first line contact and to one of the at least one second line contact.Type: ApplicationFiled: September 21, 2011Publication date: May 31, 2012Applicants: STMicroelectronics STM, STMicroelectronics (Grenoble 2) SAInventors: Rwik Sengupta, Rohit Kumar Gupta, Mitesh Goyal, Olivier Menut
-
Patent number: 8183599Abstract: Methods and devices yielding an improved semiconductor device with interface circuit are disclosed. Configuring a semiconductor with parallel device features reduces process variation (e.g., lithographically-induced process variation or other defects). Embodiments of the present invention provide semiconductor devices with I/O cell device features (e.g., I/O gates or core gates) laid out in parallel. Additionally, embodiments of the present invention can allow patterning devices to be made to more exacting tolerances because some patterning devices may have a higher capability along one axis than another. Embodiments of the present invention also include a semiconductor device having like-functioned I/O cells arranged such that their layouts and rotational orientations with respect to their corresponding core remain constant.Type: GrantFiled: February 10, 2011Date of Patent: May 22, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Eiichi Hosomi
-
Patent number: 8183598Abstract: A semiconductor device includes a process monitoring pattern overlapping with an input/output (I/O) pad. The semiconductor device may include a semiconductor substrate having a cell array region and a peripheral circuit array region, and a plurality of process monitoring patterns disposed in the peripheral circuit array region. The semiconductor device may further include a plurality of input/output (I/O) pads, where each I/O pad is disposed on a corresponding process monitoring pattern.Type: GrantFiled: October 23, 2009Date of Patent: May 22, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Hyun Han
-
Patent number: 8178901Abstract: An integrated circuit assembly (ICA) comprises: a digital and/or analog integrated circuit (S1) having a core with input and/or output pins and at least one power supply connection pad (PP) and one ground connection pad (GP) connected to a chosen one of the input and/or output pins and respectively connected to power supply and ground connection zones (MZ1) of a printed circuit board (PCB), and a passive integration substrate (S2) set on top of the digital and/or analog integrated circuit (S1) and comprising i) at least first and second input zones respectively connected to the ground (GP) and power supply (PP) connection pads to be fed with input ground and supply voltages, ii) input and/or output zones connected to chosen core input and/or output pins, and Ëi) a passive integrated circuit (PIC) connected to the first and second input zones and arranged to feed the substrate input and/or output zones with chosen ground and supply voltages defined from the input ground and supply voltages.Type: GrantFiled: April 26, 2006Date of Patent: May 15, 2012Assignee: ST-Ericsson SAInventors: Patrice Gamand, Jean-Marc Yannou, Fabrice Verjus, Cyrille Cathelin
-
Publication number: 20120112245Abstract: Multiple integrated circuits (ICs) die, from different wafers, can be picked-and-placed, front-side planarized using a vacuum applied to a planarizing disk, and attached to each other or a substrate. The streets between the IC die can be filled, and certain techniques or fixtures allow application of monolithic semiconductor wafer processing for interconnecting different die. High density I/O connections between different IC die can be obtained using structures and techniques for aligning vias to I/O structures, and (programmably routing IC I/O lines to appropriate vias. Existing IC die can be retrofitted for such interconnection to other IC die, such as by using similar techniques or tools.Type: ApplicationFiled: January 16, 2012Publication date: May 10, 2012Applicant: CrossFire Technologies, Inc.Inventors: Kevin Atkinson, Clifford H. Boler
-
Patent number: 8154054Abstract: In a semiconductor chip in which external connection pads are arranged in three or more rows in a staggered configuration at the peripheral portion thereof, a first pad which is arranged in the outermost row is used as a power supply pad or a ground pad for an internal core circuit. To the first pad, a second pad which is arranged in the second outermost row is connected with a metal in the same layer as a pad metal. The resistance of a power supply line to the internal core circuit has a value of the parallel resistance of a resistance from the first pad and a resistance from the second pad, which is by far lower than the resistance from the first pad. Therefore, it is possible to prevent circuit misoperation resulting from an IR drop in the power supply of the internal core circuit.Type: GrantFiled: August 31, 2010Date of Patent: April 10, 2012Assignee: Panasonic CorporationInventor: Masato Maede
-
Patent number: 8154053Abstract: An integrated circuit may include one or more cells, with each cell comprising a first and a second input terminal, a first and a second output terminal, and a number of connection stages configured to couple each input terminal to a corresponding respective output terminal. The stages may include one stage per metal layer of the integrated circuit and one stage per VIA layer of the integrated circuit. Each stage may be configured with a pair of input ports and a pair of output ports. Each output port of a stage may serially connect to a corresponding respective input port of a first adjacent stage, and each input port of the stage may also serially connect to a corresponding respective output port of a second adjacent stage. The pair of input ports may also be configured to programmably connect to the pair of output ports within the same stage, according to one of two different connection patterns, to establish a respective connection within the stage.Type: GrantFiled: February 20, 2009Date of Patent: April 10, 2012Assignee: Standard Microsystems CorporationInventors: Antonio S. Lopes, Steven Burstein
-
Patent number: 8143713Abstract: Provided is a chip-on-board package. The chip-on-board package may include a board, a grounding pad on a first surface of the board, the grounding pad including a body portion and at least one line portion, and at least two conductive pads on the first surface, the at least two conductive pads being arranged adjacent to the body portion. The at least one line portion may extend between the at least two conductive pads and the at least one line portion may have a narrower width than the at least two conductive pads.Type: GrantFiled: April 8, 2010Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Seok Song, YoungHoon Ro
-
Patent number: 8138615Abstract: A semiconductor integrated circuit relating to one aspect of the present invention includes a power transistor, at least one or more of first metal patterns functioning as a first electrode of the power transistor and at least one or more of second metal patterns functioning as a second electrode of the power transistor formed in an interlayer insulation film on the transistor, at least one or more of first busses electrically connected to a corresponding first metal pattern of the at least one or more of the first metal patterns, a single second bus electrically connected to the at least one or more of second metal patterns, and a contact pad provided to each of the at least one or more of first busses and the single second bus.Type: GrantFiled: November 28, 2007Date of Patent: March 20, 2012Assignee: Panasonic CorporationInventors: Shingo Fukamizu, Yutaka Nabeshima, Yasunori Yamamoto