Gate Arrays Patents (Class 257/202)
-
Patent number: 11973086Abstract: The invention discloses a display panel, comprising: a first substrate including a display region and a peripheral region adjacent to each other; a plurality of pixel units disposed on the first substrate and located in the display region; a control circuit disposed on the first substrate, located in the peripheral region and electrically connected to the pixel units; a planarization layer disposed on the first substrate, extending from the display region to the peripheral region and covering the pixel units and the control circuit; and a bonding pad disposed on the first substrate and located above the planarization layer; wherein a projection area of the bonding pad on the first substrate and a projection area of the control circuit on the first substrate have an overlapped region.Type: GrantFiled: October 21, 2019Date of Patent: April 30, 2024Assignees: AU OPTRONICS (KUNSHAN) CO., LTD., AU OPTRONICS CORPORATIONInventors: Chin-Chuan Liu, Fu Liang Lin
-
Patent number: 11973486Abstract: An electronic component includes an insulating surrounding member surrounding the electronic element while allowing a first surface of the electronic element to be exposed from a second surface of the surrounding member. A wiring board faces a third surface comprising the first and second surfaces. An insulating joining member is interposed between the third surface and the wiring board and joins the third surface and the wiring board together. A conductive bump, located between the third surface and the wiring board, electrically connects the electronic element and the wiring board. The joining member has a first through hole that overlaps a vibration region in the first surface in perspective plan view. The joining member has a second through hole that accommodates the bump. At least a portion of at least one of the first through hole or the second through hole overlaps the second surface in perspective plan view.Type: GrantFiled: March 9, 2020Date of Patent: April 30, 2024Assignee: Kyocera CorporationInventors: Sinichiro Kitanishi, Akira Oikawa
-
Patent number: 11949401Abstract: A method for manufacturing a film bulk acoustic resonator (FBAR) package with a thin film sealing structure includes: forming an FBAR having a bottom electrode, a piezoelectric layer, and a top electrode on a substrate; forming a plurality of inner pad electrodes electrically connected to the top electrode and the bottom electrode of the FBAR; attaching a PR (photo-resist) film to tops of the inner pad electrodes; etching the PR film to expose the inner pad electrodes to the outside; and forming a sealing layer on top of the PR film and tops of the exposed inner pad electrodes.Type: GrantFiled: March 16, 2021Date of Patent: April 2, 2024Assignee: WISOL CO., LTD.Inventors: Jin Nyoung Jang, Ivoyl P Koutsaroff
-
Patent number: 11943939Abstract: An integrated circuit (IC) device includes a substrate and a circuit region over the substrate. The circuit region includes at least one active region extending along a first direction, at least one gate region extending across the at least one active region and along a second direction transverse to the first direction, and at least one first input/output (IO) pattern configured to electrically couple the circuit region to external circuitry outside the circuit region. The at least one first IO pattern extends along a third direction oblique to both the first direction and the second direction.Type: GrantFiled: January 4, 2021Date of Patent: March 26, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Meng-Kai Hsu, Jerry Chang Jui Kao, Chin-Shen Lin, Ming-Tao Yu, Tzu-Ying Lin, Chung-Hsing Wang
-
Patent number: 11903267Abstract: An organic light-emitting display apparatus includes a plurality of first emission units, each including a first organic light-emitting device configured to emit light in at least a first direction and through a first display surface, a plurality of second emission units, each including a second organic light-emitting device configured to emit in a second direction opposite to the first direction and through a second display surface. The first emission units and the second emission units are alternately disposed. The apparatus further includes a transmissive area disposed adjacent to but not overlapping with the plurality of first emission units and the plurality of second emission units when viewed from a direction perpendicular to the first display surface, and capable of transmitting external light through the first and second display surfaces in the transmissive area.Type: GrantFiled: August 29, 2016Date of Patent: February 13, 2024Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Hae-Kwan Seo, Do-Youb Kim, Bon-Seog Gu
-
Patent number: 11798940Abstract: A semiconductor device includes a first transistor disposed over a substrate, a second disposed over the first transistor, and a conductive trace. The first transistor includes a first active area extending on a first layer. The second transistor includes a second active area extending on a second layer above the first layer. The conductive trace extends on a third layer. The first to third layers are separated from each other in a first direction, and the third layer is interposed between the first and second layers. The first active area, the second active area, and the conductive trace overlap in a layout view.Type: GrantFiled: June 9, 2020Date of Patent: October 24, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Pin-Dai Sue, Tzung-Yo Hung, Jung-Hsuan Chen, Ting-Wei Chiang
-
Patent number: 11765937Abstract: Disclosed is a display device that is capable of being driven with low power consumption. A first thin-film transistor including a polycrystalline semiconductor layer and a second thin-film transistor including an oxide semiconductor layer are disposed in an active area, thereby reducing power consumption. At least one opening formed in a bending area is formed to have the same depth as any one of contact holes formed in the active area, thereby making it possible to form the opening and the contact holes through the same process and consequently simplifying the process of manufacturing the device. Since a high potential supply line and a low potential supply line overlap each other with a protective film formed of an inorganic insulation material interposed therebetween, short-circuiting of the high potential supply line and the low potential supply line may be prevented.Type: GrantFiled: September 27, 2022Date of Patent: September 19, 2023Assignee: LG Display Co., Ltd.Inventors: Kyoung-Nam Lim, Yu-Ho Jung, Dong-Young Kim
-
Patent number: 11727893Abstract: An active matrix substrate includes a plurality of signal lines, each of which includes first and second line portions and an inner connection portion (connection portion) that connects the first and second line portions. The first and second line portions of one of two adjacent signal lines are made of first and second conductive layers, respectively, and the first and second line portions of the other of the two adjacent signal lines are made of second and first conductive layers, respectively. The position of the connection portion of each of the signal lines is determined in accordance with the layout position of that signal line in the line region.Type: GrantFiled: July 18, 2022Date of Patent: August 15, 2023Assignee: SHARP KABUSHIKI KAISHAInventor: Yohsuke Fujikawa
-
Patent number: 11721772Abstract: A varactor structure includes a substrate. A first and second gate structure are disposed on the substrate. The first and second gate structures each include a base portion and a plurality of line portions connected thereto. The line portions of each of the first and second gate structures is alternately arranged. A meander diffusion region is formed in the substrate and surrounds the line portions. A first set of contact plugs is planned with at least two columns or rows and disposed on the base portions of the first and second gate structures. A second set of contact plugs is planned with at least two columns or rows and disposed on the meander diffusion region. A first conductive layer is disposed on a top end of the first set of contact plugs. A second conductive layer is disposed on a top end of the second set of contact plugs.Type: GrantFiled: June 27, 2022Date of Patent: August 8, 2023Assignee: United Microelectronics Corp.Inventors: Purakh Raj Verma, Su Xing
-
Patent number: 11658118Abstract: A semiconductor device includes a first gate line and a second gate line extending along a first direction, a third gate line extending along a second direction and between and directly contacting the first gate line and the second gate line, a drain region adjacent to one side of the third gate line, a fourth gate line extending along the second direction and between and directly contacting the first gate line and the second gate line, and a first metal interconnection extending along the second direction between the third gate line and the fourth gate line. Preferably, the third gate line includes a first protrusion and the fourth gate line includes a second protrusion.Type: GrantFiled: November 8, 2021Date of Patent: May 23, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Purakh Raj Verma, Chia-Huei Lin, Kuo-Yuh Yang
-
Patent number: 11652067Abstract: Methods/structures of forming substrate tap structures are described. Those methods/structures may include forming a plurality of conductive interconnect structures on an epitaxial layer disposed on a substrate, wherein individual ones of the plurality of conductive interconnect structures are adjacent each other, forming a portion of a seed layer on at least one of the plurality of conductive interconnect structures, and forming a conductive trace on the seed layer.Type: GrantFiled: December 28, 2016Date of Patent: May 16, 2023Assignee: Intel CorporationInventors: Christopher J. Jezewski, Radek P. Chalupa, Flavio Griggio, Inane Meric, Jiun-Chan Yang
-
Patent number: 11626503Abstract: An integrated circuit device includes a fin-type active region protruding from a top surface of a substrate and extending in a first direction parallel to the top surface of the substrate, a gate structure intersecting with the fin-type active region and extending on the substrate in a second direction perpendicular to the first direction, a source/drain region on a first side of the gate structure, a first contact structure on the source/drain region, and a contact capping layer on the first contact structure. A top surface of the first contact structure has a first width in the first direction, a bottom surface of the contact capping layer has a second width greater than the first width stated above in the first direction, and the contact capping layer includes a protruding portion extending outward from a sidewall of the first contact structure.Type: GrantFiled: August 3, 2021Date of Patent: April 11, 2023Inventors: Dae-young Kwak, Ji-ye Kim, Jung-hwan Chun, Min-chan Gwak, Dong-hyun Roh, Jin-wook Lee, Sang-jin Hyun
-
Patent number: 11581222Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a gate stack and a source/drain contact structure formed over a substrate. A first gate spacer is separated the gate stack from the source/drain contact structure and extends above top surfaces of the gate stack and the source/drain contact structure. An insulating capping layer covers the top surface of the gate stack and extends on the top surface of the first gate spacer. A conductive via structure partially covers the top surface of the insulating capping layer and the top surface of the source/drain contact structure. A first insulating layer surrounds the conductive via structure and partially covers the top surface of the source/drain contact structure.Type: GrantFiled: September 11, 2020Date of Patent: February 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Jui Huang, Li-Te Lin, Pinyen Lin
-
Patent number: 11569140Abstract: Implementations of semiconductor packages may include: a die coupled to a substrate; a housing coupled to the substrate and at least partially enclosing the die within a cavity of the housing, and; a pin fixedly coupled to the housing and electrically coupled with the die, wherein the pin includes a reversibly elastically deformable lower portion configured to compress to prevent a lower end of the pin from lowering beyond a predetermined point relative to the substrate when the housing is lowered to be coupled to the substrate.Type: GrantFiled: February 24, 2020Date of Patent: January 31, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Yusheng Lin, Chee Hiong Chew, Francis J. Carney
-
Patent number: 11557587Abstract: A semiconductor device includes an enhancement-mode first p-channel MISFET, an enhancement-mode second p-channel MISFET, a drain conductor electrically and commonly connected to the first p-channel MISFET and the second p-channel MISFET, a first source conductor electrically connected to a source of the first p-channel MISFET, a second source conductor electrically connected to a source of the second p-channel MISFET, and a gate conductor electrically and commonly connected to a gate of the first p-channel MISFET and a gate of the second p-channel MISFET.Type: GrantFiled: May 14, 2020Date of Patent: January 17, 2023Assignee: ROHM CO., LTD.Inventors: Kentaro Nasu, Kenji Nishida
-
Patent number: 11544439Abstract: Embodiments of the present application provide an integrated circuit and a layout method thereof. First, a first pitch of a first standard cell having a maximum gate length in multiple standard cells in an integrated circuit is determined. The first pitch is a distance between a central axis of a polysilicon gate in the first standard cell and central axes of virtual polysilicon gates in the first standard cell. Then, a distance between a polysilicon gate and virtual polysilicon gates in each of the standard cells is adjusted by using the first pitch and a gate length of each of the standard cells. After the adjustment, a distance between a central axis of the polysilicon gate in each of the standard cells and central axes of the virtual polysilicon gates in each of the standard cells is the same as the first pitch.Type: GrantFiled: November 8, 2021Date of Patent: January 3, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventor: Meixiang Lu
-
Patent number: 11508855Abstract: A varactor structure includes a substrate. A first and second gate structure are disposed on the substrate. The first and second gate structures each include a base portion and a plurality of line portions connected thereto. The line portions of each of the first and second gate structures is alternately arranged. A meander diffusion region is formed in the substrate and surrounds the line portions. A first set of contact plugs is planned with at least two columns or rows and disposed on the base portions of the first and second gate structures. A second set of contact plugs is planned with at least two columns or rows and disposed on the meander diffusion region. A first conductive layer is disposed on a top end of the first set of contact plugs. A second conductive layer is disposed on a top end of the second set of contact plugs.Type: GrantFiled: January 9, 2020Date of Patent: November 22, 2022Assignee: UNITED MICROELECTRONICS CORP.Inventors: Purakh Raj Verma, Su Xing
-
Patent number: 11489030Abstract: Disclosed is a display device that is capable of being driven with low power consumption. A first thin-film transistor including a polycrystalline semiconductor layer and a second thin-film transistor including an oxide semiconductor layer are disposed in an active area, thereby reducing power consumption. At least one opening formed in a bending area is formed to have the same depth as any one of contact holes formed in the active area, thereby making it possible to form the opening and the contact holes through the same process and consequently simplifying the process of manufacturing the device. Since a high potential supply line and a low potential supply line overlap each other with a protective film formed of an inorganic insulation material interposed therebetween, short-circuiting of the high potential supply line and the low potential supply line may be prevented.Type: GrantFiled: April 9, 2021Date of Patent: November 1, 2022Assignee: LG Display Co., Ltd.Inventors: Kyoung-Nam Lim, Yu-Ho Jung, Dong-Young Kim
-
Patent number: 11482987Abstract: A high-frequency apparatus includes a first device and a second device, and a mounting substrate on which the first and second devices are mounted. At least the second device is an acoustic wave device including a piezoelectric substrate and a functional element. The first device and the second device are adjacent to or in a vicinity of each other on the mounting substrate. A coefficient of linear expansion of a substrate of the first device is lower than a coefficient of linear expansion of the mounting substrate, and a coefficient of linear expansion of the piezoelectric substrate of the second device is higher than the coefficient of linear expansion of the mounting substrate.Type: GrantFiled: June 11, 2020Date of Patent: October 25, 2022Assignee: MURATA MANUFACTURING CO., LTD.Inventor: Koichiro Kawasaki
-
Patent number: 11456247Abstract: A reliable semiconductor device is provided. The semiconductor device includes at least one die. The at least one die includes an integrated circuit region, a first recess region surrounding the integrated circuit region, and a second recess region surrounding the first recess region. A first recess is disposed in the first recess region and a second recess is disposed in the second recess region.Type: GrantFiled: June 13, 2019Date of Patent: September 27, 2022Assignee: NANYA TECHNOLOGY CORPORATIONInventor: Li-Han Lu
-
Patent number: 11423856Abstract: An active matrix substrate includes a plurality of signal lines, each of which includes first and second line portions and an inner connection portion (connection portion) that connects the first and second line portions. The first and second line portions of one of two adjacent signal lines are made of first and second conductive layers, respectively, and the first and second line portions of the other of the two adjacent signal lines are made of second and first conductive layers, respectively. The position of the connection portion of each of the signal lines is determined in accordance with the layout position of that signal line in the line region.Type: GrantFiled: June 11, 2021Date of Patent: August 23, 2022Assignee: SHARP KABUSHIKI KAISHAInventor: Yohsuke Fujikawa
-
Patent number: 11417588Abstract: A semiconductor structure includes a plurality of vias and a metal layer. The vias disposed on a semiconductor substrate. The metal layer has a plurality of metal lines and at least one transmission gate line region. The metal lines are connected to the vias. The at least one transmission gate line region is connected to at least one transmission gate corresponding to at least one transmission gate circuit. The transmission gate line region includes at least one different-net via pair. The different-net via pair has two metal lines and each of the two metal lines is connected to a via respectively. The two metal lines extend along a first axis but toward opposite directions. A distance between the two vias of the different-net via pair is within about 1.5 poly pitch.Type: GrantFiled: July 30, 2020Date of Patent: August 16, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Wei-Ren Chen, Chih-Liang Chen, Wei-Ling Chang, Hui-Zhong Zhuang, Li-Chun Tien
-
Patent number: 11374004Abstract: Stacked transistor structures and methods of forming same. In an embodiment, a stacked transistor structure has a wide central pedestal region and at least one relatively narrower channel region above and/or below the wider central pedestal region. The upper and lower channel regions are configured with a non-planar architecture, and include one or more semiconductor fins, nanowires, and/or nanoribbons. The top and bottom channel regions may be configured the same or differently, with respect to shape and/or semiconductor materials. In some cases, an outermost sidewall of one or both the top and/or bottom channel region structures, is collinear with an outermost sidewall of the wider central pedestal region. In some such cases, the outermost sidewall of the top channel region structure is collinear with the outermost sidewall of the bottom channel region structure. Top and bottom transistor structures (NMOS/PMOS) may be formed using the top and bottom channel region structures.Type: GrantFiled: June 29, 2018Date of Patent: June 28, 2022Assignee: Intel CorporationInventors: Aaron D. Lilak, Rishabh Mehandru, Anh Phan, Gilbert Dewey, Willy Rachmady, Stephen M. Cea, Sayed Hasan, Kerryann M. Foley, Patrick Morrow, Colin D. Landon, Ehren Mannebach
-
Patent number: 11329047Abstract: Described herein are embedded dynamic random-access memory (eDRAM) memory cells and arrays, as well as corresponding methods and devices. An exemplary eDRAM memory array implements a memory cell that uses a thin-film transistor (TFT) as a selector transistor. One source/drain (S/D) electrode of the TFT is coupled to a capacitor for storing a memory state of the cell, while the other S/D electrode is coupled to a bitline. The bitline may be a shallow bitline in that a thickness of the bitline may be smaller than a thickness of one or more metal interconnects provided in the same metal layer as the bitline but used for providing electrical connectivity for components outside of the memory array. Such a bitline may be formed in a separate process than said one or more metal interconnects. In an embodiment, the memory cells may be formed in a back end of line process.Type: GrantFiled: April 18, 2018Date of Patent: May 10, 2022Assignee: Intel CorporationInventors: Yih Wang, Abhishek A. Sharma, Tahir Ghani, Allen B. Gardiner, Travis W. Lajoie, Pei-hua Wang, Chieh-jen Ku, Bernhard Sell, Juan G. Alzate-Vinasco, Blake C. Lin
-
Patent number: 11322199Abstract: A CIM bit cell circuit employing a capacitive storage circuit to store a binary weight data as a voltage occupies half or less of the area of a 6T SRAM CIM bit cell circuit, reducing the increase in area incurred in the addition of a CIM bit cell array circuit to an IC. The CIM bit cell circuit includes a capacitive storage circuit that stores binary weight data in a capacitor and generates a product voltage indicating a binary product resulting from a logical AND-based operation of the stored binary weight data and an activation signal. The capacitive storage circuit may include a capacitor and a read access switch or a transistor. The CIM bit cell circuit includes a write access switch to couple a write bit voltage to the capacitive storage circuit. In a CIM bit cell array circuit, the product voltages are summed in a MAC operation.Type: GrantFiled: October 9, 2020Date of Patent: May 3, 2022Assignee: QUALCOMM IncorporatedInventor: Xia Li
-
Patent number: 11302770Abstract: The present disclosure provides an array substrate, a display panel, and a manufacturing method of the array substrate. The array substrate includes a substrate layer, an active layer, a first insulating layer, a first metal layer, a second insulating layer, a second metal layer, an interlayer insulating layer, an organic filling layer, and a third metal layer being stacked together. The meshed second metal layer is disposed in the display area, and a double-layer power voltage trace structure in the display area is formed by connecting the first via holes and power voltage signal lines of the third metal layer.Type: GrantFiled: October 12, 2019Date of Patent: April 12, 2022Assignee: WUHAN CHINA STAR OPTOELECTRONICS SEMICONDUTOR DISPLAY TECHNOLOGY CO., LTD.Inventors: Cheng Chen, Yun Yu
-
Patent number: 11302633Abstract: A fuse latch of a semiconductor device is disclosed. The fuse latch of the semiconductor device includes a plurality of PMOS transistors and a plurality of NMOS transistors. The fuse latch includes PMOS transistors and NMOS transistors configured to latch fuse cell data. In the fuse latch, the plurality of PMOS transistors and the plurality of NMOS transistors are arranged in a shape of two lines in each active region in a second direction.Type: GrantFiled: July 14, 2020Date of Patent: April 12, 2022Assignee: SK hynix Inc.Inventor: Duk Su Chun
-
Patent number: 11289564Abstract: A double-sided display panel and a method for manufacturing the same are provided. The double-sided display panel includes: a first substrate; a second substrate opposite to first substrate; a first display unit between the first substrate and the second substrate, the first display unit including a first luminescent layer and a first reflective layer which is closer to the second substrate than the first luminescent layer, wherein at least a part of light emitted from the first luminescent layer is reflected by the first reflective layer and emitted out through the first substrate; and a second display unit between the first substrate and second substrate, including a second luminescent layer, wherein light emitted from the second luminescent layer is emitted out through the second substrate. The first display unit includes a transparent electrode and a conductive contact layer which electrically connects the transparent electrode with the first reflective layer.Type: GrantFiled: October 31, 2018Date of Patent: March 29, 2022Assignees: HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Xuehuan Feng, Yongqian Li
-
Patent number: 11264435Abstract: Disclosed is a display device capable of being manufactured through a simplified process and having improved touch sensitivity. The display device includes an encapsulation unit disposed on a light-emitting element, a touch sensor disposed on the encapsulation unit, and an intermediate layer disposed between the encapsulation unit and the touch sensor. The intermediate layer includes a first intermediate layer, having a dielectric constant that is lower than a dielectric constant of an organic film disposed above or under the intermediate layer, and a second intermediate layer, having greater hardness than the first intermediate layer, whereby touch sensitivity is improved while processing is simplified.Type: GrantFiled: November 18, 2020Date of Patent: March 1, 2022Assignee: LG Display Co., Ltd.Inventors: Byong-Hoo Kim, Min-Joo Kim, Eun-Pyo Hong, Jae-Won Lee, Sang-Hoon Pak, Sang-Hyuk Won, Jae-Man Jang, Sung-Jin Kim, Jae-Hyung Jang
-
Patent number: 11217565Abstract: A method to form a 3D semiconductor device, the method including: providing a first level including first circuits, the first circuits including first transistors and first interconnection; preparing a second level including a silicon layer; forming second circuits over the second level, the second circuits including second transistors and second interconnection; transferring with bonding the second level on top of the first level; and then thinning the second level to a thickness of less than thirty microns, where the bonding includes oxide to oxide bonds, where the bonding includes metal to metal bonds, and where at least one of the metal to metal bond structures has a pitch of less than 1 micron from another of the metal to metal bond structures.Type: GrantFiled: May 31, 2021Date of Patent: January 4, 2022Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist
-
Patent number: 11189704Abstract: The present disclosure proposes a thin film transistor and a related circuit. The thin film includes a gate, a drain and a source. The gate includes one or more gate units. The gate unit includes two or more strip-shaped gate branches, and a first gap is arranged between the two adjacent strip-shaped gate branches to separate them.Type: GrantFiled: July 12, 2019Date of Patent: November 30, 2021Assignee: TCL CHINA STAR OPTOFI FCTRONICS TECHNOLOGY CO.. LTD.Inventor: Hui Xia
-
Patent number: 11189729Abstract: A semiconductor device includes one or more fins. Each fin includes a top channel portion formed from a channel material, a middle portion, and a bottom substrate portion formed from a same material as an underlying substrate. An oxide layer is formed between the bottom substrate portion of each fin and the isolation layer, with a space between a sidewall of at least a top portion of the isolation dielectric layer and an adjacent sidewall of the one or more fins, above the oxide layer. A gate dielectric, protruding into the space and in contact with the middle portion, is formed over the one or more fins and has a portion formed from a material different from the oxide layer.Type: GrantFiled: November 15, 2019Date of Patent: November 30, 2021Assignee: Tessera, Inc.Inventors: Huiming Bu, Kangguo Cheng, Dechao Guo, Sivananda K. Kanakasabapathy, Peng Xu
-
Patent number: 11152303Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip has a plurality of gate structures disposed over a substrate. A plurality of metal structures continuously extend from lower surfaces contacting the plurality of gate structures to upper surfaces contacting one or more interconnects within an overlying conductive interconnect layer. The plurality of metal structures are arranged at a first pitch that is larger than a second pitch of the plurality of gate structures.Type: GrantFiled: June 5, 2019Date of Patent: October 19, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Liang-Yao Lee, Tsung-Chieh Tsai, Juing-Yi Wu, Chun-Yi Lee
-
Patent number: 11152290Abstract: A subfin layer is deposited on a substrate. A fin layer is deposited on the subfin layer. The subfin layer has a conduction band energy offset relative to the fin layer to prevent a leakage in the subfin layer. In one embodiment, the subfin layer comprises a group IV semiconductor material layer that has a bandgap greater than a bandgap of the fin layer.Type: GrantFiled: June 29, 2016Date of Patent: October 19, 2021Assignee: Intel CorporatuonInventors: Benjamin Chu-Kung, Van H. Le, Willy Rachmady, Matthew V. Metz, Jack T. Kavalieros, Ashish Agrawal, Seung Hoon Sung
-
Patent number: 11145678Abstract: A method for manufacturing a semiconductor device includes following operations. A substrate including an active area is received. A plurality of source/drain regions of a plurality of transistor devices are formed in the active area. An isolation region is inserted between two adjacent source/drain regions of two adjacent transistor devices. The isolation region and the two adjacent source/drain regions cooperatively form two diode devices electrically connected in a back to back manner.Type: GrantFiled: December 4, 2019Date of Patent: October 12, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Jack Liu, Jiann-Tyng Tzeng, Chih-Liang Chen, Chew-Yuen Young, Sing-Kai Huang, Ching-Fang Huang
-
Patent number: 11133255Abstract: A semiconductor device or structure includes a first pattern metal layer disposed between a first supply metal tract and a second supply metal tract, the first pattern metal layer comprising an internal route and a power route. A follow pin couples the first supply metal to the power route. The first supply metal tract comprises a first metal and a follow pin comprises a second metal.Type: GrantFiled: April 20, 2020Date of Patent: September 28, 2021Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Shih-Wei Peng, Chih-Liang Chen, Charles Chew-Yuen Young, Hui-Ting Yang, Jiann-Tyng Tzeng, Wei-Cheng Lin
-
Patent number: 11094090Abstract: Some embodiments provide a novel compressive-sensing image capture device and a method of using data captured by the compressive-sensing image capture device. The novel compressive-sensing image capture device includes an array of sensors for detecting electromagnetic radiation. Each sensor in the sensor array has an associated mask that blocks electromagnetic radiation from portions of the sensor. In some embodiments, a diffractive mask is used to direct incoming light from a same object to different sensors in a sensing array. Some embodiments of the invention provide a dynamic mask array. In some embodiments, a novel machine trained network is provided that processes image capture data captured by the compressive-sensing image capture device to predict solutions to problems.Type: GrantFiled: January 11, 2019Date of Patent: August 17, 2021Assignee: PERCEIVE CORPORATIONInventor: Ilyas Mohammed
-
Patent number: 11049467Abstract: An active matrix substrate includes a plurality of signal lines, each of which includes first and second line portions and an inner connection portion (connection portion) that connects the first and second line portions. The first and second line portions of one of two adjacent signal lines are made of first and second conductive layers, respectively, and the first and second line portions of the other of the two adjacent signal lines are made of second and first conductive layers, respectively. The position of the connection portion of each of the signal lines is determined in accordance with the layout position of that signal line in the line region.Type: GrantFiled: March 27, 2020Date of Patent: June 29, 2021Assignee: SHARP KABUSHIKI KAISHAInventor: Yohsuke Fujikawa
-
Patent number: 11018157Abstract: The present disclosure describes an apparatus with a local interconnect structure. The apparatus can include a first transistor, a second transistor, a first interconnect structure, a second interconnect structure, and a third interconnect structure. The local interconnect structure can be coupled to gate terminals of the first and second transistors and routed at a same interconnect level as reference metal lines coupled to ground and a power supply voltage. The first interconnect structure can be coupled to a source/drain terminal of the first transistor and routed above the local interconnect structure. The second interconnect structure can be coupled to a source/drain terminal of the second transistor and routed above the local interconnect structure. The third interconnect structure can be routed above the local interconnect structure and at a same interconnect level as the first and second interconnect structures.Type: GrantFiled: June 29, 2018Date of Patent: May 25, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Liang Chen, Cheng-Chi Chuang, Chih-Ming Lai, Chia-Tien Wu, Charles Chew-Yuen Young, Hui-Ting Yang, Jiann-Tyng Tzeng, Ru-Gun Liu, Wei-Cheng Lin, Lei-Chun Chou, Wei-An Lai
-
Patent number: 11011545Abstract: A semiconductor device includes a plurality of standard cells. The plurality of standard cells include a first group of standard cells arranged in a first row extending in a row direction and a second group of standard cells arranged in a second row extending in the row direction. The first group of standard cells and the second group of standard cells are arranged in a column direction. A cell height of the first group of standard cells in the column direction is different from a cell height of the second group of standard cells in the column direction.Type: GrantFiled: March 29, 2018Date of Patent: May 18, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Ta-Pen Guo, Lee-Chung Lu, Li-Chun Tien
-
Patent number: 11004923Abstract: Disclosed is a display device that is capable of being driven with low power consumption. A first thin-film transistor including a polycrystalline semiconductor layer and a second thin-film transistor including an oxide semiconductor layer are disposed in an active area, thereby reducing power consumption. At least one opening formed in a bending area is formed to have the same depth as any one of contact holes formed in the active area, thereby making it possible to form the opening and the contact holes through the same process and consequently simplifying the process of manufacturing the device. Since a high potential supply line and a low potential supply line overlap each other with a protective film formed of an inorganic insulation material interposed therebetween, short-circuiting of the high potential supply line and the low potential supply line may be prevented.Type: GrantFiled: November 30, 2018Date of Patent: May 11, 2021Assignee: LG Display Co., Ltd.Inventors: Kyoung-Nam Lim, Yu-Ho Jung, Dong-Young Kim
-
Patent number: 10998327Abstract: A semiconductor device includes a stacked structure disposed on a substrate. The stacked structure includes a plurality of gate electrodes. The semiconductor device further includes a first structure disposed on the substrate and passing through the stacked structure, and a second structure disposed on the substrate. The second structure is disposed outside of the stacked structure, faces the first structure, and is spaced apart from the first structure. The first structure includes a plurality of separation lines passing through at least a portion of the plurality of gate electrodes and extending outside of the stacked structure, and the second structure is formed of the same material as the first structure.Type: GrantFiled: December 20, 2018Date of Patent: May 4, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Su Bin Kang, Byoung Il Lee, Ji Mo Gu, Yu Jin Seo, Tak Lee
-
Patent number: 10998176Abstract: The present embodiment relates to an ion detector provided with a structure for suppressing degradation over time in an electron multiplication mechanism in a multi-mode ion detector. The ion detector includes a dynode unit, a first electron detection portion including a semiconductor detector having an electron multiplication function, a second electron detection portion including an electrode, and a gate part. The first and second electron detection portions are capable of ion detection at different multiplication factors. The gate part includes at least a final-stage dynode as a gate electrode, and controls switching between passage and interruption of secondary electrons which are directed toward the first electron detection portion by adjusting a set potential of the gate electrode.Type: GrantFiled: February 21, 2019Date of Patent: May 4, 2021Assignee: HAMAMATSU PHOTONICS K.K.Inventors: Hiroshi Kobayashi, Takeshi Endo, Hiroki Moriya, Toshinari Mochizuki
-
Patent number: 10998241Abstract: A first dielectric layer is selectively formed such that the first dielectric layer is formed over a source/drain region of a first type of transistor but not over a source/drain region of a second type of transistor. The first type of transistor and the second type of transistor have different types of conductivity. A first silicide layer is selectively formed such that the first silicide layer is formed over the source/drain region of the second type of transistor but not over the source/drain region of the first type of transistor. The first dielectric layer is removed. A second silicide layer is formed over the source/drain region of the first type of transistor.Type: GrantFiled: June 27, 2019Date of Patent: May 4, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Mrunal A. Khaderbad, Pang-Yen Tsai, Yasutoshi Okuno
-
Patent number: 10916190Abstract: A driving circuit, a display panel, and a display device are provided. The display panel comprises a plurality of common electrodes; a plurality of phototransistors, two or more phototransistors among the plurality of phototransistors being disposed in an area corresponding to each of the plurality of common electrodes; a plurality of photo-control lines electrically connected to a gate electrode of at least one phototransistor among the plurality of phototransistors; a plurality of photo-driving lines electrically connected to a first electrode of at least one phototransistor among the plurality of phototransistors, and a plurality of read-out lines, each of the plurality of read-out lines being electrically connected to a single common electrode among the plurality of common electrodes, and electrically connected to second electrodes of all of the phototransistors disposed in the area corresponding to the single common electrode to which each of the plurality of read-out lines are electrically connected.Type: GrantFiled: December 12, 2019Date of Patent: February 9, 2021Assignee: LG DISPLAY CO., LTD.Inventors: HyunGon Kim, DukKeun Yoo
-
Stacked vertical transistor erasable programmable read-only memory and programmable inverter devices
Patent number: 10896912Abstract: A method for manufacturing a semiconductor device includes forming a first vertical transistor on a semiconductor substrate, and forming a second vertical transistor stacked on the first vertical transistor. In the method, a silicide layer is formed on a first drain region of the first vertical transistor and on a second drain region of the second vertical transistor. The silicide layer electrically connects the first and second drain regions to each other.Type: GrantFiled: March 20, 2019Date of Patent: January 19, 2021Assignee: International Business Machines CorporationInventors: Alexander Reznicek, Karthik Balakrishnan, Tak Ning, Bahman Hekmatshoartabari -
Patent number: 10886273Abstract: Some embodiments include gated bipolar junction transistors. The transistors may include a base region between a collector region and an emitter region; with a B-C junction being at an interface of the base region and the collector region, and with a B-E junction being at an interface of the base region and the emitter region. The transistors may include material having a bandgap of at least 1.2 eV within one or more of the base, emitter and collector regions. The gated transistors may include a gate along the base region and spaced from the base region by dielectric material, with the gate not overlapping either the B-C junction or the B-E junction. Some embodiments include memory arrays containing gated bipolar junction transistors. Some embodiments include methods of forming gated bipolar junction transistors.Type: GrantFiled: June 10, 2019Date of Patent: January 5, 2021Assignee: Micron Technology, Inc.Inventors: Rajesh N. Gupta, Farid Nemati, Scott T. Robins
-
Patent number: 10872935Abstract: Disclosed is a display device capable of being manufactured through a simplified process and having improved touch sensitivity. The display device includes an encapsulation unit disposed on a light-emitting element, a touch sensor disposed on the encapsulation unit, and an intermediate layer disposed between the encapsulation unit and the touch sensor. The intermediate layer includes a first intermediate layer, having a dielectric constant that is lower than a dielectric constant of an organic film disposed above or under the intermediate layer, and a second intermediate layer, having greater hardness than the first intermediate layer, whereby touch sensitivity is improved while processing is simplified.Type: GrantFiled: November 11, 2019Date of Patent: December 22, 2020Assignee: LG DISPLAY CO., LTD.Inventors: Byong-Hoo Kim, Min-Joo Kim, Eun-Pyo Hong, Jae-Won Lee, Sang-Hoon Pak, Sang-Hyuk Won, Jae-Man Jang, Sung-Jin Kim, Jae-Hyung Jang
-
Patent number: 10868199Abstract: A standard integrated cell includes a semiconductor region with a functional domain for logic circuits including a transistor and an adjacent continuity domain that extends out to an edge of the standard integrated cell. The edge is configured to be adjacent to another continuity domain of another standard integrated cell. The standard integrated cell further includes a capacitive element. This capacitive element may be housed in the continuity domain, for example at or near the edge. Alternatively, the capacitive element may be housed at a location which extends around a substrate region of the transistor.Type: GrantFiled: January 28, 2019Date of Patent: December 15, 2020Assignee: STMicroelectronics (Rousset) SASInventor: Abderrezak Marzaki
-
Patent number: 10867102Abstract: An IC structure includes a first plurality of metal segments in a first metal layer, a second plurality of metal segments in a second metal layer overlying the first metal layer, and a third plurality of metal segments in a third metal layer overlying the second metal layer. The metal segments of the first and third pluralities of metal segments extend in a first direction, and the metal segments of the second plurality of metal segments extend in a second direction perpendicular to the first direction. A pitch of the third plurality of metal segments is smaller than a pitch of the second plurality of metal segments.Type: GrantFiled: November 29, 2018Date of Patent: December 15, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Wei Peng, Chih-Ming Lai, Charles Chew-Yuen Young, Jiann-Tyng Tzeng, Wei-Cheng Lin