Programmable Signal Paths (e.g., With Fuse Elements, Laser Programmable, Etc) Patents (Class 257/209)
-
Patent number: 7755110Abstract: An integrated semiconductor circuit has a regular array of logic function blocks (L) and a regular array of wiring zones (X) corresponding thereto. The wiring lines in at least one wiring layer of a wiring zone (X) are realized as line segments that are continuous within the wiring zone and are interrupted at zone boundaries. Furthermore, the semiconductor circuit comprises driver cells that surround a logic cell of the logic function block in an L-shaped manner.Type: GrantFiled: March 24, 2005Date of Patent: July 13, 2010Assignee: Infineon Technologies AGInventors: Jörg Gliese, Winfried Kamp, Siegmar Köppe, Michael Scheppler
-
Publication number: 20100165775Abstract: In fuse program circuits, fuse element FS is implemented using metal interconnect at third or higher layer of multilayer metal interconnect. In each fuse program circuit, program information and fuse select information are sequentially transferred using a scan flip-flops, and fuses are selectively and electrically blown one by one. The fuse program circuit provided with fuse elements that can be programmed even after packaging is implemented with low power consumption and a low occupation area.Type: ApplicationFiled: March 12, 2010Publication date: July 1, 2010Applicant: Renesas Technology Corp.Inventors: Shigeki OBAYASHI, Toshiaki Yonezu, Tokeshi Iwamoto, Kazushi Kono, Masashi Arakawa, Takahiro Uchida
-
Patent number: 7745905Abstract: Provided is a semiconductor device having an electric fuse structure which receives the supply of an electric current to be permitted to be cut without damaging portions around the fuse. An electric fuse is electrically connected between an electronic circuit and a redundant circuit as a spare of the electronic circuit. After these circuits are sealed with a resin, the fuse can be cut by receiving the supply of an electric current from the outside. The electric fuse is formed in a fine layer, and is made of a main wiring and a barrier film. The linear expansion coefficient of each of the main wiring and the barrier film is larger than that of each of the insulator layers. The melting point of each of the main wiring and the barrier film is lower than that of each of the insulator layers.Type: GrantFiled: March 7, 2007Date of Patent: June 29, 2010Assignee: Renesas Technology Corp.Inventors: Takeshi Iwamoto, Kazushi Kono, Masashi Arakawa, Toshiaki Yonezu, Shigeki Obayashi
-
Patent number: 7745855Abstract: An integrated eFUSE device is formed by forming a silicon “floating beam” on air, whereupon the fusible portion of the eFUSE device resides. This beam extends between two larger, supporting terminal structures. “Undercutting” techniques are employed whereby a structure is formed atop a buried layer, and that buried layer is removed by selective etching. Whereby a “floating” silicide eFUSE conductor is formed on a silicon beam structure. In its initial state, the eFUSE silicide is highly conductive, exhibiting low electrical resistance (the “unblown state of the eFUSE). When a sufficiently large current is passed through the eFUSE conductor, localized heating occurs. This heating causes electromigration of the silicide into the silicon beam (and into surrounding silicon, thereby diffusing the silicide and greatly increasing its electrical resistance. When the current source is removed, the silicide remains permanently in this diffused state, the “blown” state of the eFUSE.Type: GrantFiled: October 4, 2007Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: William K. Henson, Deok-Kee Kim, Chandrasekharan Kothandaraman, Byeongju Park
-
Publication number: 20100155884Abstract: The present invention discloses a fuse of a semiconductor device and manufacturing method thereof. The fuse of a semiconductor device of the present invention includes a first conductive pattern; and a second conductive pattern which is separated from the first conductive pattern with a given gap, wherein the first conductive pattern and the second conductive pattern are melted in a laser irradiation to be connected. Accordingly, the present invention prevents the damage of the adjacent fuse in the repair process, enabling to improve the reliability of device and accomplish the high integration.Type: ApplicationFiled: June 30, 2009Publication date: June 24, 2010Applicant: Hynix Semiconductor Inc.Inventor: Hyung Jin PARK
-
Publication number: 20100155784Abstract: A three-dimensional non-volatile memory system is disclosed including a memory array utilizing shared pillar structures for memory cell formation. A shared pillar structure includes two non-volatile storage elements. A first end surface of each pillar contacts one array line from a first set of array lines and a second end surface of each pillar contacts two array lines from a second set of array lines that is vertically separated from the first set of array lines. Each pillar includes a first subset of layers that are divided into portions for the individual storage elements in the pillar. Each pillar includes a second subset of layers that is shared between both non-volatile storage elements formed in the pillar. The individual storage elements each include a steering element and a state change element.Type: ApplicationFiled: December 24, 2008Publication date: June 24, 2010Inventors: Roy E. Scheuerlein, Eliyahou Harari
-
Patent number: 7732892Abstract: Fuse structures and integrated circuit devices are disclosed. An exemplary embodiment of a fuse structure comprises a first and second metal pads formed at different positions in a first dielectric layer and a conductive line formed in a second dielectric layer underlying the first dielectric layer, electrically connecting the first and second pad. The conductive line is formed with at least one first portion at an end thereof and a second portion connected with the first portion, wherein the width of the first portion is greater than the width of the second portion.Type: GrantFiled: November 3, 2006Date of Patent: June 8, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shin-Puu Jeng, Anbiarshy Wu
-
Patent number: 7735046Abstract: An e-fuse circuit, a method of programming the e-fuse circuit, and a design structure of the e-fuse circuit. The method includes in changing the threshold voltage of one selected field effect transistor of two field effect transistors connected to different storage nodes of the circuit so as to predispose the circuit place the storage nodes in predetermined and opposite states.Type: GrantFiled: September 27, 2007Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventor: Igor Arsovski
-
Patent number: 7732893Abstract: The present invention provides an electrical fuse structure for achieving a post-programming resistance distribution with higher resistance values and to enhance the reliability of electrical fuse programming. A partly doped electrical fuse structure with undoped semiconductor material in the cathode combined with P-doped semiconductor material in the fuselink and anode is disclosed and the data supporting the superior performance of the disclosed electrical fuse is shown.Type: GrantFiled: March 7, 2007Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventors: Subramanian S. Iyer, Deok-Kee Kim, Chandrasekharan Kothandaraman, Byeongju Park
-
Publication number: 20100133588Abstract: A semiconductor device includes a plurality of circuit blocks respectively arranged both in a first direction and in a second direction that intersects the first direction. A plurality of signal lines extend in one direction of the first direction and the second direction to correspond to and extend over the circuit blocks arranged in the one direction among the plurality of circuit blocks, the signal lines being spaced apart in the other direction of the first direction and the second direction. A plurality of power lines are arranged over the circuit blocks, each power line extending along at least one of the signal lines in the one direction. A dummy power line is arranged between one of the power lines and a signal line adjacent to the one of the power lines in the other direction.Type: ApplicationFiled: October 19, 2009Publication date: June 3, 2010Inventor: Il-Woo Jung
-
Patent number: 7728406Abstract: A semiconductor device of the present invention comprises: a substrate; a plurality of wiring layers formed over the substrate; a fuse formed in an uppermost one of the plurality of wiring layers; a first insulating film made up of a single film and formed on the uppermost wiring layer such that the first insulating film is in contact with a surface of the fuse; and a second insulating film formed on the first insulating film; wherein the second insulating film has an opening therein formed above a fuse region of the uppermost wiring layer such that only the first insulating film exists above the fuse region, the fuse region including the fuse and being irradiated with a laser beam when the fuse is blown.Type: GrantFiled: October 23, 2006Date of Patent: June 1, 2010Assignee: Renesas Technology Corp.Inventors: Yasuhiro Ido, Takeshi Iwamoto
-
Patent number: 7728407Abstract: A semiconductor device includes a semiconductor substrate, and an electrical fuse including a first conductor including a first cutting target region, and a second conductor branched from the first conductor and connected to the first conductor and including a second cutting target region, which are formed on the semiconductor substrate, wherein a flowing-out region is formed of the first conductor flowing toward outside between the first cutting target region and the second cutting target region in a condition of cutting the electrical fuse.Type: GrantFiled: May 16, 2007Date of Patent: June 1, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Patent number: 7719114Abstract: An edit structure is disclosed that allows the input of a logic gate to be changed by modifying any one of the metal and via masks that are used to form the metal interconnect structure. As a result, a first permanent logic state provided by a tie-in circuit can be changed to a second permanent logic state by modifying any one of the metal and via masks that are used to form the metal interconnect structure.Type: GrantFiled: October 17, 2007Date of Patent: May 18, 2010Assignee: National Semiconductor CorporationInventor: Richard J. Doyon, Jr.
-
Patent number: 7713793Abstract: A method for manufacturing a fuse of a semiconductor device comprises forming an island-type metal fuse in a region where a laser is irradiated, so that laser energy may not be dispersed in a fuse blowing process, thereby improving repair efficiency.Type: GrantFiled: May 8, 2008Date of Patent: May 11, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hyung Jin Park, Won Ho Shin
-
Fuse box of semiconductor device formed using conductive oxide layer and method for forming the same
Patent number: 7705419Abstract: A fuse box of a semiconductor device includes a plurality of metal fuses formed on a first interlayer dielectric of a semiconductor substrate and previously removed in blowing regions thereof; a conductive oxidation layer formed to cover removed blowing regions of the metal fuses; a second interlayer dielectric formed on the first interlayer dielectric including the conductive oxide layer; and a plurality of plugs formed in the second interlayer dielectric to be brought into contact with the metal fuses which are removed in the blowing regions thereof.Type: GrantFiled: April 3, 2007Date of Patent: April 27, 2010Assignee: Hynix Semiconductor Inc.Inventor: Su Ock Chung -
Patent number: 7705372Abstract: In a memory device and a method of forming the same, in one embodiment, the memory device comprises a first word line structure on a substrate, the first word line structure extending in a first direction. A bit line is provided over the first word line structure and spaced apart from the first word line by a first gap, the bit line extending in a second direction transverse to the first direction. A second word line structure is provided over the bit line and spaced apart from the bit line by a second gap, the second word line structure extending in the first direction.Type: GrantFiled: March 2, 2007Date of Patent: April 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Eunjung Yun, Sung-Young Lee, Dong-Won Kim
-
Patent number: 7701035Abstract: The present invention relates to a laser fuse structure for high power applications. Specifically, the laser fuse structure of the present invention comprises first and second conductive supporting elements (12a, 12b), at least one conductive fusible link (14), first and second connection elements (20a, 20b), and first and second metal lines (22a, 22b). The conductive supporting elements (12a, 12b), the conductive fusible link (14), and the metal lines (22a, 22b) are located at a first metal level (3), while the connect elements (20a, 20b) are located at a second, different metal level (4) and are connected to the conductive supporting elements (12a, 12b) and the metal lines (22a, 22b) by conductive via stacks (18a, 18b, 23a, 23b) that extend between the first and second metal levels (3, 4).Type: GrantFiled: November 30, 2005Date of Patent: April 20, 2010Assignee: International Business Machines CorporationInventors: Stephen E. Greco, Erik L. Hedberg, Dae-Young Jung, Paul S. McLaughlin, Christopher D. Muzzy, Norman J. Rohrer, Jean E. Wynne
-
Publication number: 20100090253Abstract: Programmable power management using a nanotube structure is disclosed. In one embodiment, a method includes coupling a nanotube structure of an integrated circuit to a conductive surface when a command is processed, and enabling a group of transistors of the integrated circuit based on the coupling the nanotube structure to the conductive surface. A current may be applied to the nanotube structure to couple the nanotube structure to the conductive surface. The nanotube structure may be formed from a material chosen from one or more of a polymer, carbon, and a composite material. The group of transistors may be enabled during an activation sequence of the integrated circuit. In addition, one or more transistors of the group of transistors may be disengaged from the one or more power sources (e.g., to minimize leakage) when the nanotube structure is decoupled from the conductive surface.Type: ApplicationFiled: December 16, 2009Publication date: April 15, 2010Inventor: JONATHAN BYRN
-
Patent number: 7698680Abstract: There is provided an engineering change order (ECO) cell, which includes: a function circuit including at least one PMOS transistor with a P-diffusion layer and a first poly gate, at least one NMOS transistor with an N-diffusion layer and a second poly gate; a first power layer supplying the at least one PMOS transistor with a first power voltage; and a second power layer supplying the at least one NMOS transistor with a second power voltage. The first poly gate of the PMOS transistor is isolated from the second poly gate of the NMOS transistor.Type: GrantFiled: December 28, 2006Date of Patent: April 13, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Min Hwahn Kim
-
Patent number: 7692190Abstract: The semiconductor device has a fuse and a fuse opening created above the fuse. The fuse is divided into a plurality of lines at a crossing portion where the fuse crosses with an edge of the fuse opening. The plurality of divided lines of the fuse 101 are in parallel with each other and in perpendicular to the edge of the fuse opening.Type: GrantFiled: May 15, 2006Date of Patent: April 6, 2010Assignee: NEC Electronics CorporationInventor: Nobuyuki Katsuki
-
Patent number: 7687880Abstract: A fuse corner pad is part of an integrated circuit that includes a built-in fuse contact and a plurality of auxiliary pads. The fuse contact is a conductive metallic or metalloid structure that is connected to a fuse element. The fuse contact and fuse element are used inside of the fuse corner pad for programmability (e.g., for security) and/or adjustment (e.g., trimming) of analog and/or digital signals. The fuse contact and fuse element are not required to be bonded to an external electrical connection (such as, a pin or ball). The auxiliary pads provide a variety of functional or non-functional applications, such as testing, probing, programming, and/or circuit adjustment.Type: GrantFiled: April 11, 2007Date of Patent: March 30, 2010Assignee: Broadcom CorporationInventors: Art Pharn, James Seymour, Jennifer Chiao
-
Patent number: 7689960Abstract: A method for verifying library components and designs on a via customizable ASIC, which may include the process of adding capacitors to model possible via sites of a model of an un-customized portion of or a whole ASIC, and replacing the capacitors with resistors to model where custom vias have been placed on the ASIC to implement a desired component or design. Views of this model may then be generated to verify the functionality of the component or design, and component models for timing, function and via customization may then be generated for the component library.Type: GrantFiled: January 25, 2006Date of Patent: March 30, 2010Assignee: eASIC CorporationInventors: Jonathan Park, Yit Ping Kok, Soon Chieh Lim, Yin Hao Liew, Wai Leng Chek
-
Patent number: 7682958Abstract: A method for producing an integrated circuit including a fuse element, a fuse-memory element or a resistor element is disclosed. In one embodiment, at least one metallization layer is applied onto a substrate. A hard mask is applied onto the at least one metallization layer. The at least one metallization layer is wet chemically etched by using the hard mask and the fuse element. The fuse-memory element or the resistor element is formed in a region in which the at least one metallization layer has been etched.Type: GrantFiled: July 31, 2007Date of Patent: March 23, 2010Assignee: Infineon Technologies AGInventors: Georg Seidemann, Reinhard Goellner
-
Patent number: 7684165Abstract: A circuit element for protecting a load circuit includes a signal input for applying a signal, a signal output, a signal path connecting the signal input to the signal output, and an interruption means for irreversibly interrupting the signal path upon the reception of a control signal at the same.Type: GrantFiled: November 21, 2006Date of Patent: March 23, 2010Assignee: Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung E.V.Inventors: Sven Berberich, Martin Maerz
-
Patent number: 7679161Abstract: In an embodiment, a semiconductor device includes a first fuse cutting portion in which fuse lines are arranged transversely adjacent to each other, a first runner portion in which runner lines connected to the fuse lines are arranged transversely adjacent to each other but at smaller intervals than those of the fuse lines, and a first connection portion having connection lines between the fuse lines and the runner lines. An insulating barrier layer covers the connection portions so that post-process residues from fuse cutting do not cause electrical shorts between the closely formed runner lines.Type: GrantFiled: October 25, 2006Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Myoung-Hee Han, Jong-Seop Lee
-
Patent number: 7679108Abstract: A semiconductor memory includes a plurality of active regions; a plurality of bit line contacts disposed on respective active regions; a plurality of first local lines formed in an island shape and in contact with upper surfaces of the plurality of bit line contacts; a plurality of first via contacts in contact with the upper surfaces of the plurality of first local lines and aligned in a direction parallel to the active regions; a first bit line in contact with one of the plurality of first via contacts and extending in a direction parallel to the active regions; and a plurality of second via contacts arranged above the first via contacts that are not in contact with the first bit line through respective second local lines.Type: GrantFiled: January 26, 2006Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Yasuhiko Matsunaga, Fumitaka Arai, Makoto Sakuma
-
Patent number: 7679107Abstract: The present invention provides an involatile memory device that is capable of data writing and erasing at a time other than during manufacturing, and a semiconductor device having the memory device. Also, the present invention provides a compact-sized and inexpensive involatile memory device and a semiconductor device having the memory device. A memory device of the present invention includes a first conductive layer and a second conductive layer of which at least one has a light transmitting property, and an organic compound layer that is in contact with the first conductive layer or the second conductive layer. The organic compound layer includes conductive particles that are dispersed within the layer, and the organic compound included in the organic compound layer has a site that can photoisomerize.Type: GrantFiled: April 27, 2006Date of Patent: March 16, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Mikio Yukawa
-
Patent number: 7671444Abstract: The disclosure relates generally to integrated circuit (IC) chip fabrication, and more particularly, to an e-fuse device including an opening, a first via and a second via in an interlayer dielectric, wherein the opening, the first via and the second via are connected to an interconnect below the interlayer dielectric; a dielectric layer that encloses the first via and the second via; and a metal layer over the dielectric layer, wherein the metal layer fills the opening with a metal, and wherein the first via and the second via are substantially empty to allow for electromigration of the interconnect during re-programming of the e-fuse device.Type: GrantFiled: June 25, 2007Date of Patent: March 2, 2010Assignee: International Business Machines CorporationInventors: Ping-Chuan Wang, Wai-Kin Li
-
Publication number: 20100044756Abstract: A method of forming a memory cell is provided, the method including forming a first pillar-shaped element comprising a first semiconductor material, forming a first mold comprising an opening self-aligned with the first pillar-shaped element, and depositing a second semiconductor material in the opening to form a second pillar-shaped element above the first pillar-shaped element. Other aspects are also provided.Type: ApplicationFiled: November 2, 2009Publication date: February 25, 2010Applicant: SanDisk 3D LLCInventors: Kang-Jay Hsia, Calvin Li, Christopher Petti
-
Patent number: 7667246Abstract: A method of forming a field programmable gate array (FPGA) structure of a semiconductor device capable of reducing manufacturing cost through simpler processes includes forming a contact parallel connection structure in which contacts connected to a gate electrode and a source/drain by way of a first amorphous silicon pattern are connected in parallel with each other; forming a via parallel connection structure in which vias, connected to neighboring metal interconnections by a second amorphous silicon pattern, are connected in parallel with each other at a position not overlapping the contact parallel connection structure; and forming a connection means for connecting the contact parallel connection structure to the via parallel connection structure.Type: GrantFiled: December 26, 2006Date of Patent: February 23, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Kee Yong Kim
-
Patent number: 7667231Abstract: Microcircuits may include polysilicon features that are vulnerable to defects due to undesirable phenomena during manufacturing processes such as, inter alia, over-etching. The same phenomena that may cause defects can be exploited to automatically isolate the affected circuit and thus limit the harm caused by defects or incipient defects.Type: GrantFiled: January 20, 2006Date of Patent: February 23, 2010Assignee: Impinj, Inc.Inventors: John D. Hyde, Jay A. Kuhn, Ronald L. Koepp, Ronald E. Paulsen
-
Patent number: 7659607Abstract: A storage apparatus 10 is disclosed, that comprises a wiring substrate 11 having a first surface and a second surface, a flat type external connection terminal 12a disposed on the first surface of the wiring substrate 11, a semiconductor device 14 disposed on the second surface of the wiring substrate 11 and having a connection terminal 14a connected to the flat type external connection terminal 12a, a molding resin 15 for coating the semiconductor device 14 on the second surface of the wiring substrate 11, a card type supporting frame 10a having a concave portion or a hole portion fitting the wiring substrate 11, the semiconductor device 14, and the molding resin 15 in such a manner that the flat type external connection terminal 12a is exposed to the first surface of the wiring substrate 11, and adhesive resin a adhering integrally the flat type external connection terminal 12a, the wiring substrate 11, the semiconductor device 14, the molding resin 15, and the card type supporting frame 10a.Type: GrantFiled: January 4, 2008Date of Patent: February 9, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Iwasaki
-
Patent number: 7656005Abstract: Electrically programmable fuse structures for an integrated circuit and methods of fabrication thereof are presented, wherein the electrically programmable fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The first terminal portion and the second terminal portion reside over a first support and a second support, respectively, with the first support and the second support being spaced apart, and the fuse element bridging the distance between the first terminal portion over the first support and the second terminal portion over the second support. The fuse, first support and second support define a ?-shaped structure in elevational cross-section through the fuse element. The first terminal portion, second terminal portion and fuse element are coplanar, with the fuse element residing above a void, which in one embodiment is filed by a thermally insulating dielectric material that surrounds the fuse element.Type: GrantFiled: June 26, 2007Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Publication number: 20100006904Abstract: A circuit can include a module having signal pads that are configurable to route signals between the circuit and at least one external device. The module can also have unused pads that are interleaved between the signal pads. A circuit can include a module having signal pads that are configurable to route varying signals between the circuit and at least one external device. The module can also have voltage pads that are configurable to route substantially constant voltages between at least one external device and the circuit. The signal pads can be interleaved between the voltage pads. A module with one or more of these features can achieve ideal performance in both wire bond and flip chip packages with the flexibility of setting a different input/output utilization percentage within the module.Type: ApplicationFiled: July 13, 2008Publication date: January 14, 2010Applicant: Altera CorporationInventors: Guu Lin, Yen-Fu Lin, Stephanie T. Tran, Pooyan Khoshkhoo
-
Patent number: 7645645Abstract: Electrically programmable fuse structures for an integrated circuit and methods of fabrication thereof are presented, wherein the electrically programmable fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The first terminal portion and the second terminal portion reside at different heights relative to a supporting surface of the fuse structure, and the interconnecting fuse element transitions between the different heights of the first terminal portion and the second terminal portion. The first and second terminal portions are oriented parallel to the supporting surface, while the fuse element includes a portion oriented orthogonal to the supporting surface, and includes at least one right angle bend where transitioning from at least one of the first and second terminal portions to the orthogonal oriented portion of the fuse element.Type: GrantFiled: March 9, 2006Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: William P. Hovis, Louis Lu-Chen Hsu, Jack A. Mandelman, William R. Tonti, Chih-Chao Yang
-
Patent number: 7642176Abstract: An electrical fuse and a process of programming the same are presented. An electrical fuse comprises a lower level silicide layer on a non-doped or lightly-doped polysilicon layer, an upper level conductive layer, and a tungsten contact coupled between the lower level silicide layer and the upper level conductive layer. The tungsten contact and a neck portion of the silicide layer are the programmable portion of the electrical fuse. High post-programming resistance is achieved by a first programming phase that depletes silicide in the silicide layer, followed by a second programming phase that depletes tungsten in the tungsten contact.Type: GrantFiled: April 21, 2008Date of Patent: January 5, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsin-Li Cheng, Chia-Jung Lee, Chin-Shan Hou, Wei-Ming Chen
-
Patent number: 7642570Abstract: A rescue structure to repair an open wire includes a first metal layer having at least a rescue line, an isolation layer formed on the first metal layer, and a second metal layer formed on the isolation layer. The second metal layer has at least a signal line crossing the rescue line to form an enlarged intersection node. The intersection node is particularly arranged far from the side where the rescue line is used for signal transmission.Type: GrantFiled: December 4, 2006Date of Patent: January 5, 2010Assignee: AU Optronics Corp.Inventors: Chu-Yu Liu, Shyh-Feng Chen, Wen-Bin Chen
-
Publication number: 20090315081Abstract: A semiconductor device has a programming circuit that includes an active device and a programmable electronic component. The programmable electronic component includes a carbon nanotube having a segment with an adjusted diameter. The programmable electronic component has a value that depends upon the adjusted diameter. The programming circuit also includes interconnects that couple the active device to the programmable electronic component. The active device is configured to control a current transmitted to the programmable electronic component.Type: ApplicationFiled: August 6, 2009Publication date: December 24, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Andrew Marshall, Tito Gelsomini, Harvey Edd Davis
-
Patent number: 7635855Abstract: A memory device includes two electrodes, vertically separated and having mutually opposed contact surfaces, between which lies a phase change cell. The phase change cell includes an upper phase change member, having a contact surface in electrical contact with the first electrode; a lower phase change member, having a contact surface in electrical contact with the second electrode; and a kernel member disposed between and in electrical contact with the upper and lower phase change members. The phase change cell is formed of material having at least two solid phases, and the lateral extent of the upper and lower phase change members is substantially greater than that of the kernel member. An intermediate insulating layer is disposed between the upper and lower phase change members adjacent to the kernel member.Type: GrantFiled: February 7, 2006Date of Patent: December 22, 2009Assignee: Macronix International Co., Ltd.Inventors: Shih Hung Chen, Hsiang Lan Lung
-
Patent number: 7633136Abstract: A semiconductor device includes an interlayer insulating film on a substrate. A runner part includes a plurality of runner lines spaced apart from each other by a regular interval under the interlayer insulating film. A fuse cut part includes a plurality of fuse lines spaced apart from each other by a wider interval than the interval between the runner lines. A via in the interlayer insulating film connects a fuse line and a runner line to each other.Type: GrantFiled: December 6, 2006Date of Patent: December 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Man-Jong Yu
-
Patent number: 7629234Abstract: A method is used in processing structures on or within a semiconductor substrate using N series of laser pulses to obtain a throughput benefit, wherein N?2. The structures are arranged in a plurality of substantially parallel rows extending in a generally lengthwise direction. The N series of laser pulses propagate along N respective beam axes until incident upon selected structures in N respective distinct rows. The method determines a joint velocity profile for simultaneously moving in the lengthwise direction the N laser beam axes substantially in unison relative to the semiconductor substrate so as to process structures in the N rows with the respective N series of laser pulses, whereby the joint velocity profile is such that the throughput benefit is achieved while ensuring that the joint velocity profile represents feasible velocities for each of the N series of laser pulses and for each of the respective N rows of structures processed with the N series of laser pulses.Type: GrantFiled: February 4, 2005Date of Patent: December 8, 2009Assignee: Electro Scientific Industries, Inc.Inventor: Kelly J. Bruland
-
Patent number: 7619264Abstract: An electric fuse includes a wide interconnect and a narrow interconnect. The electric fuse has a juxtaposed region in which a plurality of straight line portions are juxtaposed with each other by folding the wide interconnect, and the narrow interconnect has a narrower width than that of the wide interconnect, and, at the same time, is connected to the wide interconnect outside the juxtaposed region.Type: GrantFiled: September 1, 2006Date of Patent: November 17, 2009Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Publication number: 20090273055Abstract: An electrical fuse and a method of forming the same are presented. A first-layer conductive line is formed over a base material. A via is formed over the first-layer conductive line. The via preferably comprises a barrier layer and a conductive material. A second-layer conductive line is formed over the via. A first external pad is formed coupling to the first-layer conductive line. A second external pad is formed coupling to the second-layer conductive line. The via, the first conductive line and the second conductive line are adapted to be an electrical fuse. The electrical fuse can be burned out by applying a current. The vertical structure of the preferred embodiment is suitable to be formed in any layer.Type: ApplicationFiled: July 15, 2009Publication date: November 5, 2009Inventors: Kong-Beng Thei, Chung Long Cheng, Chung-Shi Liu, Harry Chuang, Shien-Yang Wu, Shi-Bai Chen
-
Patent number: 7608926Abstract: A new method to polish down conductive lines in the manufacture of an integrated circuit device is achieved. The method comprises providing a plurality of conductive lines overlying a substrate. A high density plasma (HDP) oxide layer is deposited overlying the substrate and the conductive lines. In the regions between the conductive lines, first planar surfaces of the HDP oxide layer are formed below the top of the conductive lines. The HDP oxide layer is sputtered down overlying the conductive lines such that second planar surfaces of the HDP oxide layer are formed above the conductive lines. A polish stopping layer is deposited overlying the HDP oxide layer. A film layer is deposited overlying the polish stopping layer. The film layer is polished down to the polish stopping layer overlying the second planar top surfaces.Type: GrantFiled: January 6, 2006Date of Patent: October 27, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kern-Huat Ang, Chai-Chen Liu, Chiang-Yung Ku, Jui-Feng Jao, Sheng-Chen Wang
-
Patent number: 7608910Abstract: A semiconductor device and methods for protecting a semiconductor device. In an example, the semiconductor device may include a semiconductor substrate including at least one electrostatic discharge (ESD) protection device, at least one metal interconnection line connected to the at least one ESD protection device through a conductive plug and a passivation layer disposed on less than all of the metal interconnection line. In an example method, a semiconductor device may be protected by diverting at least a portion of an electron build-up from an accumulation point to one or more protective circuits along one or more conductive paths, the electron build-up, without the diverting, sufficient to cause an ESD at the accumulation point. In another example, a semiconductor device may be protected by exposing one or more conductive lines to a fuse opening to avoid an ESD by diverting an electron build-up at the fuse opening to one or more ESD protection devices.Type: GrantFiled: March 3, 2006Date of Patent: October 27, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Hyung-Lae Eun
-
Patent number: 7605408Abstract: The present invention relates to reconfigurable circuitry, and more particularly to the reconfiguration of the characteristics of materials used in the formation of electronic circuitry as the result of applied external influences. Exemplary embodiments of the present invention provide an apparatuses, methods, electronic devices and computer program products that include a nanoscale material layer, and a programmable element in close proximity to at least a first section of the nanoscale material layer. The programmable element is configured to produce interference with an electron wave in at least the first section of the nanoscale material layer.Type: GrantFiled: April 25, 2008Date of Patent: October 20, 2009Assignee: Nokia CorporationInventors: Asta Karkkainen, Leo Karkkainen
-
Publication number: 20090250726Abstract: A one time programmable memory cell having an anti-fuse device with a low threshold voltage independent of core circuit process manufacturing technology is presented. A two transistor memory cell having a pass transistor and an anti-fuse device, or a single transistor memory cell having a dual thickness gate oxide, are formed in a high voltage well that is formed for high voltage transistors. The threshold voltage of the anti-fuse device differs from the threshold voltages of any transistor in the core circuits of the memory device, but has a gate oxide thickness that is the same as a transistor in the core circuits. The pass transistor has a threshold voltage that differs from the threshold voltages of any transistor in the core circuits, and has a gate oxide thickness that differs from any transistor in the core circuits.Type: ApplicationFiled: November 7, 2008Publication date: October 8, 2009Applicant: Sidense Corp.Inventor: Wlodek KURJANOWICZ
-
Patent number: 7595527Abstract: Non-volatile field effect devices and circuits using same. A non-volatile field effect device includes a source, drain and gate with a field-modulatable channel between the source and drain. Each of the source, drain, and gate have a corresponding terminal. An electromechanically-deflectable, nanotube switching element is electrically positioned between one of the source, drain and gate and its corresponding terminal. The others of the source, drain and gate are directly connected to their corresponding terminals. The nanotube switching element is electromechanically-deflectable in response to electrical stimulation at two control terminals to create one of a non-volatile open and non-volatile closed electrical communication state between the one of the source, drain and gate and its corresponding terminal.Type: GrantFiled: September 25, 2007Date of Patent: September 29, 2009Assignee: Nantero Inc.Inventors: Claude L. Bertin, Thomas Rueckes, John E. Berg
-
Publication number: 20090236639Abstract: An arrangement of nonvolatile memory devices, having at least one memory device level stacked level by level above a semiconductor substrate, each memory level comprising an oxide layer substantially disposed above a semiconductor substrate, a plurality of word lines substantially disposed above the oxide layer; a plurality of bit lines substantially disposed above the oxide layer; a plurality of via plugs substantially in electrical contact with the word lines and, an anti-fuse dielectric material substantially disposed on side walls beside the bit lines and substantially in contact with the plurality of bit lines side wall anti-fuse dielectrics.Type: ApplicationFiled: June 1, 2009Publication date: September 24, 2009Applicant: Macronix International Co., Ltd.Inventor: HSIANG-LAN LUNG
-
Patent number: 7592710Abstract: A bond pad structure of an integrated circuit is provided. The bond pad structure includes a conductive bond pad, a first dielectric layer underlying the bond pad, and an Mtop plate located in the first dielectric layer and underlying the bond pad. The Mtop plate is a solid conductive plate and is electrically coupled to the bond pad. The bond pad structure further includes a first passivation layer over the first dielectric layer wherein the first passivation layer has at least a portion under a middle portion of the bond pad. At least part of an active circuit is located under the bond pad.Type: GrantFiled: April 21, 2006Date of Patent: September 22, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chin-Chiu Hsia, Chih-Hsiang Yao, Tai-Chun Huang, Chih-Tang Peng