Programmable Signal Paths (e.g., With Fuse Elements, Laser Programmable, Etc) Patents (Class 257/209)
-
Patent number: 7923811Abstract: An electronic fuse (“E-fuse”) cell is formed on a semiconductor substrate. The E-fuse cell has a fuse element with a fuse link extending from a first fuse terminal across a thick dielectric structure to a second fuse terminal. The first and second fuse terminals are separated from the semiconductor substrate by a thin dielectric layer.Type: GrantFiled: March 6, 2008Date of Patent: April 12, 2011Assignee: Xilinx, Inc.Inventors: Hsung Jai Im, Sunhom Paak, Boon Yong Ang
-
Patent number: 7919792Abstract: Structures and methods for standard cell layouts having variable rules for spacing of layers to cell boundaries are disclosed. In one embodiment, a first standard cell layout is provided with a conductive layer having at least two portions spaced apart by a minimum spacing distance, the conductive layer having at least one portion spaced from a cell boundary by a first spacing distance of less than half of the minimum spacing distance; a second standard cell disposed adjacent the first standard cell with at least one second portion of the conductive layer in the second cell disposed adjacent the first portion in the first standard cell and spaced apart from a common cell boundary by a second spacing greater than half of the minimum; wherein the sum of the first and second spacings is at least as great as the minimum spacing. A method for forming standard is disclosed.Type: GrantFiled: December 18, 2008Date of Patent: April 5, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Oscar M. K. Law, Manoj Achyutrao Joshi, Kong-Beng Thei, Harry Chuang
-
Patent number: 7910960Abstract: In a semiconductor integrated circuit device, testing pads (209b) using a conductive layer, such as relocation wiring layers (205) are provided just above or in the neighborhood of terminals like bonding pads (202b) used only for probe inspection at which bump electrodes (208) are not provided. Similar testing pads may be provided even with respect to terminals like bonding pads provided with bump electrodes. A probe test is executed by using these testing pads or under the combined use of under bump metallurgies antecedent to the formation of the bump electrodes together with the testing pads. According to the above, bump electrodes for pads dedicated for probe testing may not be added owing to the use of the testing pads. Further, the use of testing pads provided in the neighborhood of the terminals like the bonding pads and smaller in size than the under bump metallurgies enables a probe test to be executed after a relocation wiring process.Type: GrantFiled: April 30, 2009Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventors: Asao Nishimura, Syouji Syukuri, Gorou Kitsukawa, Toshio Miyamoto
-
Publication number: 20110049577Abstract: A system includes a semiconductor device. The semiconductor device includes a first single crystal silicon layer comprising first transistors, first alignment marks, and at least one metal layer overlying the first single crystal silicon layer, wherein the at least one metal layer comprises copper or aluminum more than other materials; and a second single crystal silicon layer overlying the at least one metal layer. The second single crystal silicon layer comprises a plurality of second transistors arranged in substantially parallel bands. Each of a plurality of the bands comprises a portion of the second transistors along an axis in a repeating pattern.Type: ApplicationFiled: August 19, 2010Publication date: March 3, 2011Applicant: NuPGA CorporationInventors: Zvi Or-Bach, Brian Cronquist, Israel Beinglass, J. L. de Jong, Deepak C. Sekar
-
Patent number: 7893465Abstract: A semiconductor device includes an etching protection layer to protect a metal layer in a bonding pad area when a metal fuse is etched.Type: GrantFiled: August 18, 2010Date of Patent: February 22, 2011Assignee: Samsung El;ectronics Co., Ltd.Inventor: Chear-Yeon Mun
-
Patent number: 7893459Abstract: A semiconductor chip includes a seal ring adjacent to edges of the semiconductor chip; an opening extending from a top surface to a bottom surface of the seal ring, wherein the opening has a first end on an outer side of the seal ring and a second end on an inner side of the seal ring; and a moisture barrier having a sidewall parallel to a nearest side of the seal ring, wherein the moisture barrier is adjacent the seal ring and has a portion facing the opening.Type: GrantFiled: April 10, 2007Date of Patent: February 22, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Jung Wang, Jian-Hong Lin
-
Patent number: 7888771Abstract: An electronic fuse (“E-fuse”) has a silicide filament link extending along a gap between polysilicon structures formed on a silicon substrate. The silicide filament link extends across diffusions formed in the gap. A P-N junction between terminals of the E-fuse provides high resistivity after programming (fusing) the silicide filament link.Type: GrantFiled: May 2, 2007Date of Patent: February 15, 2011Assignee: Xilinx, Inc.Inventors: Lakhbeer Singh Sidhu, Srikanth Sundararajan, Michael J. Hart
-
Patent number: 7888770Abstract: A fuse box for a semiconductor device is disclosed and includes a first fuse group comprising a plurality of first fuses, arranged in a first direction and having a first cutting axis, each first fuse comprising a first portion having a first fuse pitch, a second portion having a second fuse pitch smaller than the first fuse pitch, and a third portion connecting the first and second portions, a second fuse group comprising a plurality of second fuses, arranged in the first direction and having a second cutting axis, each second fuse comprising a first portion having a first fuse pitch, a second portion having a second fuse pitch smaller than the first fuse pitch, and a third portion connecting the first portion and the second portion, and a third fuse group comprising a plurality of third fuses, wherein each third fuse has either the first cutting axis or the second cutting axis, comprises a first pattern arranged in the first direction and having a first fuse pitch, and a second pattern arranged in a secondType: GrantFiled: June 18, 2007Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-kyu Bang, Jong-hyun Choi
-
Patent number: 7888769Abstract: A semiconductor integrated circuit device according to an embodiment of the present invention includes: a semiconductor substrate; an internal circuit formed on the semiconductor substrate, a first potential and a second potential being supplied to the internal circuit, thereby applying an operating voltage to the internal circuit; a fuse disposed above a semiconductor region of a first conductivity type, and electrically connected to the internal circuit, the semiconductor region being supplied with the second potential and being formed in the semiconductor substrate; and a protective element formed in the semiconductor region of the first conductivity type and protecting the internal circuit in response to positive and negative abnormal voltages generated in a wiring through which the fuse and the internal circuit are connected to each other.Type: GrantFiled: May 31, 2007Date of Patent: February 15, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Masaki Kondo, Ryo Fukuda, Yohji Watanabe, Mitsutoshi Nakamura
-
Publication number: 20110024800Abstract: In one embodiment, a node comprises a plurality of processor cores and a node controller configured to receive a first read operation addressing a first register. The node controller is configured to return a first value in response to the first read operation, dependent on which processor core transmitted the first read operation. In another embodiment, the node comprises the processor cores and the node controller. The node controller comprises a queue shared by the processor cores. The processor cores are configured to transmit communications at a maximum rate of one every N clock cycles, where N is an integer equal to a number of the processor cores. In still another embodiment, a node comprises the processor cores and a plurality of fuses shared by the processor cores. In some embodiments, the node components are integrated onto a single integrated circuit chip (e.g. a chip multiprocessor).Type: ApplicationFiled: October 7, 2010Publication date: February 3, 2011Inventors: William A. Hughes, Vydhyanathan Kalyanasundharam, Kiran K. Bondalapati, Philip E. Madrid, Stephen C. Ennis
-
Patent number: 7872327Abstract: A semiconductor integrated circuit device has: a layer insulating film formed on a semiconductor substrate; a fuse portion which is configured by an uppermost metal wiring layer that is formed on the layer insulating film; an inorganic insulating protective film which is formed on the metal wiring layer and the layer insulating film; and an organic insulating protective film which is formed on the inorganic insulating protective film. An opening is formed in the organic insulating protective film so that the inorganic insulating protective on the fuse portion is exposed. According to this configuration, it is not required to etch away the layer insulating film in order to form an opening above the fuse portion. Therefore, the time period required for forming the opening can be shortened and the whole production time period can be shortened.Type: GrantFiled: October 13, 2004Date of Patent: January 18, 2011Assignee: Panasonic CorporationInventor: Katsuhiko Tsuura
-
Patent number: 7863932Abstract: A scalable non-blocking switching network (SN) having switches and intermediate (stages of) conductors that are used to connect a first plurality of conductors to other multiple sets of conductors in a generally unrestricted fashion within respective interconnect resources constraints. The SN can be applied in a wide range of applications, in tandem or hierarchically, to provide a large switch network used in network, routers, and programmable logic circuits. The SN is used to connect a first set of conductors, through the SN, to multiple sets of conductors in a given logic circuit hierarchy whereby the conductors in each of the multiple sets are equivalent or exchangeable, which in term, by construction, makes the first set of conductors equivalent when used in the next level of circuit hierarchy. The SN is scalable for large sized sets of conductors and can be used hierarchically to enable programmable interconnections among large sized circuits.Type: GrantFiled: June 4, 2010Date of Patent: January 4, 2011Assignee: Advantage Logic, Inc.Inventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 7858980Abstract: A phase change memory structure and method for forming the same, the method including providing a substrate comprising a conductive area; forming a spacer having a partially exposed sidewall region at an upper portion of the spacer defining a phase change memory element contact area; and, wherein the spacer bottom portion partially overlaps the conductive area. Both these two methods can reduce active area of a phase change memory element, therefore, reducing a required phase changing electrical current.Type: GrantFiled: March 1, 2004Date of Patent: December 28, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Li-Shyue Lai, Chao-Hsiung Wang, Denny Tang, Wen-Chin Lin
-
Patent number: 7859023Abstract: This invention prevents a break in a signal wire disposed between wire ends due to attenuation and improves production yields of devices. In a standard cell, a first signal wire extends in a first direction. Second and third signal wires extend in a second direction substantially perpendicular to the first direction and are facing each other across the first signal wire. The second and third signal wires have the widths larger than the width of the first signal wire.Type: GrantFiled: April 4, 2008Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventors: Ritsuko Ozoe, Hiroki Taniguchi, Hidetoshi Nishimura, Masaki Tamaru, Hideaki Kondo
-
Patent number: 7851885Abstract: An electrically programmable fuse comprising a cathode member, an anode member, and a link member, wherein the cathode member, the anode member, and the link member each comprise one of a plurality of materials operative to localize induced electromigration in the programmable fuse.Type: GrantFiled: August 30, 2007Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Keith Kwong Hon Wong, Chih-Chao Yang, Haining S. Yang
-
Patent number: 7846782Abstract: A method of making a non-volatile memory device includes providing a substrate having a substrate surface, and forming a non-volatile memory array over the substrate surface. The non-volatile memory array includes an array of semiconductor diodes, and each semiconductor diode of the array of semiconductor diodes is disposed substantially parallel to the substrate surface.Type: GrantFiled: September 28, 2007Date of Patent: December 7, 2010Assignee: SanDisk 3D LLCInventors: Steven Maxwell, Michael Konevecki, Mark H. Clark, Usha Raghuram
-
Publication number: 20100289064Abstract: A semiconductor device comprising: a first single crystal silicon layer comprising first transistors, first alignment marks, and at least one metal layer overlying the first single crystal silicon layer, wherein the at least one metal layer comprises copper or aluminum more than other materials; and a second single crystal silicon layer overlying the at least one metal layers; wherein the second single crystal silicon layer comprises a plurality of second transistors arranged in substantially parallel bands wherein each of a plurality of the bands comprises a portion of the second transistors along an axis in a repeating pattern.Type: ApplicationFiled: August 3, 2010Publication date: November 18, 2010Applicant: NuPGA CorporationInventors: Zvi Or-Bach, Brian Cronquist, Israel Beinglass, J. L. de Jong, Deepak C. Sekar
-
Patent number: 7833844Abstract: A disclosed method of producing a semiconductor device includes the steps of (A) forming a gate electrode and a trimming fuse on a semiconductor substrate; (B) forming a side wall insulating film covering the gate electrode and the trimming fuse; (C) forming a conductive film on the side wall insulating film and patterning the conductive film to form an etching stop layer and a resistance element; (D) forming a side wall on the sides of the gate electrode; (E) repeating, one or more times, sub-steps of forming an interlayer insulating film and of forming an upper wiring layer, and then forming a passivation film; (F) removing the passivation film and the interlayer insulating film in the trimming opening forming area until the etching stop layer is exposed; and (G) forming the trimming opening by removing the etching stop layer in the trimming opening forming area.Type: GrantFiled: September 5, 2007Date of Patent: November 16, 2010Assignee: Ricoh Company, Ltd.Inventor: Yasunori Hashimoto
-
Patent number: 7835211Abstract: A semiconductor device is provided including a first fuse link having a copper-containing metal film, a second fuse link having a polysilicon film, a semiconductor substrate, and a field insulating film formed on the semiconductor substrate. The second fuse link is formed on the field insulating film. An interlayer insulating film is provided between the first fuse link and the second fuse link. The first fuse link is electrically connected to the second fuse link via a first plug formed in the interlayer insulating film.Type: GrantFiled: March 4, 2009Date of Patent: November 16, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Publication number: 20100283085Abstract: An embodiment of this invention uses a massive parallel interconnect fabric (MPIF) at the flipped interface of a core die substrate (having the core logic blocks) and a context die (used for in circuit programming/context/customization of the core die substrate), to produce ASIC-like density and FPGA-like flexibility/programmability, while reducing the time and cost for development and going from prototyping to production, reducing cost per die, reducing or eliminating NRE, and increasing performance. Other embodiments of this invention enable debugging complex SoC through large contact points provided through the MPIF, provide for multi-platform functionality, and enable incorporating FGPA core in ASIC platform through the MPIF.Type: ApplicationFiled: May 6, 2009Publication date: November 11, 2010Inventors: Majid Bemanian, Farhang Yazdani
-
Patent number: 7829940Abstract: Disclosed is a semiconductor including a component having a drift zone and a drift control zone. A first connection zone is adjacent to the drift zone and is doped more highly than the drift zone. A drift control zone is arranged adjacent to the drift zone and is coupled to the first connection zone. A drift control zone is dielectric arranged between the drift zone and the drift control zone. At least one rectifier element is arranged between the first connection zone and the drift control zone. A charging circuit is connected to the drift control zone.Type: GrantFiled: June 27, 2008Date of Patent: November 9, 2010Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Thoralf Kautzsch, Anton Mauder
-
Patent number: 7821041Abstract: A fuse circuit is disclosed, which comprises at least one electrical fuse element having a resistance that changes after being stressed in an electromigration mode, a switching device serially coupled with the electrical fuse element in a predetermined path between a fuse programming power supply (VDDQ) and a low voltage power supply (GND) for selectively allowing a programming current passing through the electrical fuse element during a programming operation, and at least one peripheral circuit coupled to the VDDQ, wherein the peripheral circuit is active and draws current from the VDDQ during a fuse programming operation.Type: GrantFiled: May 15, 2007Date of Patent: October 26, 2010Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shine Chung, Fu-Lung Hsueh, Fu-Chieh Hsu
-
Patent number: 7821100Abstract: A semiconductor device includes a protection target element formed on a semiconductor substrate and includes a protection target element electrode, a substrate connecting part including a substrate connecting electrode electrically connected to the semiconductor substrate and a fuse structure provided between the protection target element electrode and the substrate connecting electrode and includes a fuse film configured to be torn by applying a predetermined current thereto. The protection target element electrode, the substrate connecting electrode and the fuse film are formed of an integral conductive film as long as the fuse film is not torn.Type: GrantFiled: August 20, 2008Date of Patent: October 26, 2010Assignee: Panasonic CorporationInventors: Yuichiro Higuchi, Keita Takahashi
-
Patent number: 7820493Abstract: A fuse structure, an integrated circuit including the structure, and methods for making the structure and (re)configuring a circuit using the fuse. The fuse structure generally includes (a) a conductive structure with at least two circuit elements electrically coupled thereto, (b) a dielectric layer over the conductive structure, and (c) a first lens over both the first dielectric layer and the conductive structure configured to at least partially focus light onto the conductive structure. The method of making the structure generally includes the steps of (1) forming a conductive structure electrically coupled to first and second circuit elements, (2) forming a dielectric layer thereover, and (3) forming a lens on or over the dielectric layer and over the conductive structure, the lens being configured to at least partially focus light onto the conductive structure.Type: GrantFiled: February 4, 2008Date of Patent: October 26, 2010Assignee: Marvell International Ltd.Inventors: Chuan-Cheng Cheng, Shuhua Yu, Roawen Chen, Albert Wu
-
Publication number: 20100264514Abstract: Provided is a semiconductor device having an electric fuse structure which receives the supply of an electric current to be permitted to be cut without damaging portions around the fuse. An electric fuse is electrically connected between an electronic circuit and a redundant circuit as a spare of the electronic circuit. After these circuits are sealed with a resin, the fuse can be cut by receiving the supply of an electric current from the outside. The electric fuse is formed in a fine layer, and is made of a main wiring and a barrier film. The linear expansion coefficient of each of the main wiring and the barrier film is larger than that of each of the insulator layers. The melting point of each of the main wiring and the barrier film is lower than that of each of the insulator layers.Type: ApplicationFiled: April 15, 2010Publication date: October 21, 2010Inventors: Takeshi IWAMOTO, Kazushi KONO, Masashi ARAKAWA, Toshiaki YONEZU, Shigeki OBAYASHI
-
Patent number: 7816722Abstract: A memory array has a multiplicity of row conductors and a multiplicity of column conductors, the row conductors and column conductors being arranged to cross at cross-points, and has a memory cell disposed at each cross-point, each memory cell having a storage element and a control element coupled in series between a row conductor and a column conductor, and each control element including a silicon-rich insulator. Methods for fabricating the memory array are disclosed.Type: GrantFiled: February 4, 2004Date of Patent: October 19, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Peter J. Fricke, Andrew L. Van Brocklin, Warren B. Jackson
-
Patent number: 7816761Abstract: A semiconductor device having a semiconductor substrate, an insulating layer, a fuse, a diffusion layer and a resistor. The semiconductor substrate has a first conductivity type. The insulating layer is selectively formed on the surface of the semiconductor substrate. The fuse is formed on the insulating layer. The diffusion layer has a second conductivity type. The diffusion layer is formed on the surface of the semiconductor substrate and electrically connected to the fuse. The first resistor is electrically connected to the fuse.Type: GrantFiled: March 18, 2005Date of Patent: October 19, 2010Assignee: Oki Semiconductor Co., Ltd.Inventors: Noboru Egawa, Yasuhiro Fukuda
-
Patent number: 7812375Abstract: In the non-volatile memory device, a first isolation layer is formed to have a plurality of depressions each having a predetermined depth from an upper surface of the semiconductor substrate. A fin type first active region is defined by the first isolation layer and has one or more inflected portions at its sidewalls exposed from the first isolation layer, where the first active region is divided into an upper part and a lower part by the inflected portions and a width of the upper part is narrower than that of the lower part. A tunneling insulation layer is formed on the first active region. A storage node layer is formed on the tunneling insulation layer. Also, a blocking insulation layer is formed on the storage node layer, and a control gate electrode is formed on the blocking insulation layer.Type: GrantFiled: April 12, 2007Date of Patent: October 12, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Tea-Kwang Yu, Jong-Sun Sel, Ju-Hyung Kim, Byeong-In Choe
-
Patent number: 7804153Abstract: A semiconductor device having a fuse structure that can prevent a bridge between a fuse pattern and a guard ring, and a method of fabricating the same are provided. The fuse pattern formed on a multiple-layered metal interconnect layer is stepped shape increasing a vertical distance between the fuse pattern and the guard ring.Type: GrantFiled: August 23, 2007Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-kyu Bang, Jun-ho Jang, Yoo-mi Lee
-
Patent number: 7799583Abstract: An integrated component includes a semiconductor substrate; at least one interconnect applied on the semiconductor substrate; an insulating layer applied on the at least one interconnect; and at least one opening through the insulating layer which interrupts the at least one interconnect into a first section and a second section.Type: GrantFiled: October 5, 2006Date of Patent: September 21, 2010Assignee: Infineon Technologies AGInventors: Günther Ruhl, Markus Hammer, Regina Kainzbauer
-
Patent number: 7795699Abstract: The semiconductor device of the present invention comprises a semiconductor substrate; and a conductive element formed on the semiconductor substrate and capable of being opened when a predetermined current flows, wherein the conductive element turns plurality of times.Type: GrantFiled: June 14, 2004Date of Patent: September 14, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Patent number: 7791164Abstract: Provided are an electrical fuse, a semiconductor device having the same, and a method of programming and reading the electrical fuse. The electrical fuse includes first and second anodes disposed apart from each other. A cathode is interposed between the first and second anodes. A first fuse link couples the first anode to the cathode, and a second fuse link couples the second anode to the cathode.Type: GrantFiled: December 6, 2007Date of Patent: September 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Hee Nam, Shigenobu Maeda, Jae-Ho Lee
-
Patent number: 7791111Abstract: A semiconductor device has a plurality of fuse element portions each of which including a first fuse interconnect having a fuse to be portion, a second fuse interconnect connected to an internal circuit, a first impurity diffusion layer for electrically connecting the first fuse interconnect and the second fuse interconnect, and a second impurity diffusion layers. The first fuse interconnect, the second fuse interconnect, and the first impurity diffusion layer of each of the plurality of fuse element portions are arranged approximately parallel to one another at a predetermined pitch distance.Type: GrantFiled: September 7, 2007Date of Patent: September 7, 2010Assignee: NEC Electronics CorporationInventors: Kazumasa Kuroyanagi, Shoji Koyama
-
Publication number: 20100213515Abstract: An integrated circuit may include one or more cells, with each cell comprising a first and a second input terminal, a first and a second output terminal, and a number of connection stages configured to couple each input terminal to a corresponding respective output terminal. The stages may include one stage per metal layer of the integrated circuit and one stage per VIA layer of the integrated circuit. Each stage may be configured with a pair of input ports and a pair of output ports. Each output port of a stage may serially connect to a corresponding respective input port of a first adjacent stage, and each input port of the stage may also serially connect to a corresponding respective output port of a second adjacent stage. The pair of input ports may also be configured to programmably connect to the pair of output ports within the same stage, according to one of two different connection patterns, to establish a respective connection within the stage.Type: ApplicationFiled: February 20, 2009Publication date: August 26, 2010Inventors: Antonio S. Lopes, Steven Burstein
-
Publication number: 20100214008Abstract: A method of programming a transistor-based fuse structure is provided. The fuse structure is realized in a semiconductor device having a semiconductor substrate, transistor devices formed on the semiconductor substrate, and the transistor-based fuse structure formed on the semiconductor substrate. The transistor-based fuse structure includes a plurality of transistor-based fuses, and the method begins by selecting, from the plurality of transistor-based fuses, a first target fuse to be programmed for operation in a low-resistance/high-current state, the first target fuse having a first source, a first gate, a first drain, and a first gate insulator layer between the first gate and the semiconductor substrate.Type: ApplicationFiled: February 25, 2009Publication date: August 26, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Ruigang LI, David Donggang WU, James F. BULLER, Jingrong ZHOU
-
Patent number: 7781862Abstract: A two terminal switching device includes first and second conductive terminals and a nanotube article. The article has at least one nanotube, and overlaps at least a portion of each of the first and second terminals. The device also includes a stimulus circuit in electrical communication with at least one of the first and second terminals. The circuit is capable of applying first and second electrical stimuli to at least one of the first and second terminal(s) to change the relative resistance of the device between the first and second terminals between a relatively high resistance and a relatively low resistance. The relatively high resistance between the first and second terminals corresponds to a first state of the device, and the relatively low resistance between the first and second terminals corresponds to a second state of the device.Type: GrantFiled: November 15, 2005Date of Patent: August 24, 2010Assignee: Nantero, Inc.Inventors: Claude L. Bertin, Mitchell Meinhold, Steven L. Konsek, Thomas Ruckes, Max Strasburg, Frank Guo, X. M. Henry Huang, Ramesh Sivarajan
-
Patent number: 7781805Abstract: A memory array having memory cells comprising a diode and an antifuse can be made smaller and programmed at lower voltage by using an antifuse material having a higher dielectric constant and a higher acceleration factor than those of silicon dioxide, and by using a diode having a lower band gap than that of silicon. Such memory arrays can be made to have long operating lifetimes by using the high acceleration factor and lower band gap materials. Antifuse materials having dielectric constants between 5 and 27, for example, hafnium silicon oxynitride or hafnium silicon oxide, are particularly effective. Diode materials with band gaps lower than that of silicon, such as germanium or a silicon-germanium alloy, are particularly effective.Type: GrantFiled: February 6, 2009Date of Patent: August 24, 2010Assignee: SanDisk 3D LLCInventors: Xiaoyu Yang, Roy E. Scheurelein, Feng Li, Albert T. Meeks
-
Patent number: 7784009Abstract: Electrically programmable fuses for an integrated circuit and design structures thereof are presented, wherein the electrically programmable fuse has a first terminal portion and a second terminal portion interconnected by a fuse element. The first terminal portion and the second terminal portion reside over a first support and a second support, respectively, with the first support and the second support being spaced apart, and the fuse element bridging the distance between the first terminal portion over the first support and the second terminal portion over the second support. The fuse, first support and second support define a ?-shaped structure in elevational cross-section through the fuse element. The first terminal portion, second terminal portion and fuse element are coplanar, with the fuse element residing above a void. The design structure for the fuse is embodied in a machine-readable medium for designing, manufacturing or testing a design of the fuse.Type: GrantFiled: October 25, 2007Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Jack A. Mandelman, William R. Tonti
-
Patent number: 7777297Abstract: A fuse structure includes a non-planar fuse material layer typically located over and replicating a topographic feature within a substrate. The non-planar fuse material layer includes an angular bend that assists in providing a lower severance current within the non-planar fuse material layer.Type: GrantFiled: March 29, 2007Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Haining S. Yang, Wai-Kin Li, Deok-Kee Kim
-
Patent number: 7772093Abstract: A method of protecting a transistor formed on a die of an integrated circuit is disclosed. The method comprises forming an active region of the transistor on the die; forming a gate of the transistor over the active region; coupling a primary contact to the gate of the transistor; coupling a programmable element between the gate of the transistor and a protection element; and decoupling the protection element from the gate of the transistor by way of the programmable element. Circuits for protecting a transistor formed on a die of an integrated circuit are also disclosed.Type: GrantFiled: October 26, 2007Date of Patent: August 10, 2010Assignee: Xilinx, Inc.Inventors: Yuhao Luo, Shuxian Wu, Xin X. Wu, Jae-Gyung Ahn, Deepak Kumar Nayak, Daniel Gitlin
-
Patent number: 7772680Abstract: The invention includes semiconductor fuse arrangements containing an electrically conductive plate over and in electrical contact with a plurality of electrically conductive links. Each of the links contacts the electrically conductive plate as a separate region relative to the other links, and the region where a link makes contact to the electrically conductive plate is a fuse. The invention also includes methods of forming semiconductor fuse arrangements.Type: GrantFiled: August 18, 2005Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Patent number: 7772047Abstract: A semiconductor device having a redistribution layer, and methods of forming same, are disclosed. After fabrication of semiconductor die on a wafer, a tape assembly is applied onto a surface of the wafer, in contact with the surfaces of each semiconductor die on the wafer. The tape assembly includes a backgrind tape as a base layer, and a film assembly adhered to the backgrind tape. The film assembly in turn includes an adhesive film on which is deposited a thin layer of conductive material. The redistribution layer pattern is traced into the tape assembly, using for example a laser. Thereafter, the unheated portions of the tape assembly may be removed, leaving the heated redistribution layer pattern on each semiconductor die.Type: GrantFiled: June 28, 2007Date of Patent: August 10, 2010Assignee: SanDisk CorporationInventors: Chien-Ko Liao, Chin-Tien Chiu, Jack Chang Chien, Cheemen Yu, Hem Takiar
-
Patent number: 7768111Abstract: A storage apparatus 10 is disclosed, that comprises a wiring substrate 11 having a first surface and a second surface, a flat type external connection terminal 12a disposed on the first surface of the wiring substrate 11, a semiconductor device 14 disposed on the second surface of the wiring substrate 11 and having a connection terminal 14a connected to the flat type external connection terminal 12a, a molding resin 15 for coating the semiconductor device 14 on the second surface of the wiring substrate 11, a card type supporting frame 10a having a concave portion or a hole portion fitting the wiring substrate 11, the semiconductor device 14, and the molding resin 15 in such a manner that the flat type external connection terminal 12a is exposed to the first surface of the wiring substrate 11, and adhesive resin a adhering integrally the flat type external connection terminal 12a, the wiring substrate 11, the semiconductor device 14, the molding resin 15, and the card type supporting frame 10a.Type: GrantFiled: January 4, 2008Date of Patent: August 3, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Iwasaki
-
Patent number: 7770144Abstract: Disclosed herein is an ASIC having a base array of function blocks. Each function block includes a plurality of primitive cells. Each primitive cell is defined by a component from a standard cell library. The base array is prefabricated for use later with a custom circuit design.Type: GrantFiled: May 28, 2003Date of Patent: August 3, 2010Inventor: Eric Dellinger
-
Patent number: 7763879Abstract: A three-dimensional phase-change memory array. In one embodiment of the invention, the memory array includes a first plurality of diodes, a second plurality of diodes disposed above the first plurality of diodes, a first plurality phase-change memory elements disposed above the first and second plurality of diodes and a second plurality of memory elements disposed above the first plurality of memory elements.Type: GrantFiled: May 15, 2008Date of Patent: July 27, 2010Assignee: Ovonyx, Inc.Inventor: Tyler Lowrey
-
Patent number: 7763952Abstract: A semiconductor device has a fuse, an internal circuit and a protection capacitor. The fuse has a first terminal connected to be applied to a fixed voltage and a second terminal. The internal circuit includes a transistor. The transistor has a threshold voltage and a gate. The protection capacitor is connected between the second terminal of the fuse and the gate of the transistor. The protection capacitor supplies the threshold voltage to the transistor where the fuse supplies the fixed voltage to the protection capacitor.Type: GrantFiled: November 10, 2008Date of Patent: July 27, 2010Assignee: Oki Semiconductor Co., Ltd.Inventor: Yasuhiro Fukuda
-
Patent number: 7759705Abstract: A semiconductor device, wherein: a first fabricating option provides a plurality of user configurations to configure the device functionality; and a second fabricating option hard-wires a said functional configuration, the second option comprising a plurality of common masks and fewer processing steps compared to the first option.Type: GrantFiled: May 11, 2007Date of Patent: July 20, 2010Assignee: Tier Logic, Inc.Inventor: Raminda Udaya Madurawe
-
Patent number: 7759226Abstract: The electrical fuse includes a cathode pad, an anode pad and a fuse link connecting the cathode pad to the anode pad. The cathode pad includes a group of multiple electrical contacts and a solitary electrical contact disposed a predetermined distance from the group and near the fuse link, i.e., between the group of multiple electrical contacts and the fuse link. The cathode and anode pads as well as the fuse link include a polysilicon layer and a silicide layer.Type: GrantFiled: August 30, 2005Date of Patent: July 20, 2010Assignee: Altera CorporationInventors: Shih-Lin S. Lee, Richard Smolen, Peter Mcelheny, Christopher Pass
-
Patent number: 7759766Abstract: A thin semiconductor layer is formed and patterned on a semiconductor substrate to form a thin semiconductor fuselink on shallow trench isolation and between an anode semiconductor region and a cathode semiconductor region. During metallization, the semiconductor fuselink is converted to a thin metal semiconductor alloy fuselink as all of the semiconductor material in the semiconductor fuselink reacts with a metal to form a metal semiconductor alloy. The inventive electrical fuse comprises the thin metal semiconductor alloy fuselink, a metal semiconductor alloy anode, and a metal semiconductor alloy cathode. The thin metal semiconductor alloy fuselink has a smaller cross-sectional area compared with prior art electrical fuses. Current density within the fuselink and the divergence of current at the interface between the fuselink and the cathode or anode comparable to prior art electrical fuses are obtained with less programming current than prior art electrical fuses.Type: GrantFiled: August 22, 2007Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., MaryJane Brodsky, Kangguo Cheng, Chengwen Pei
-
Patent number: RE42035Abstract: A reconfigurable processor module comprising hybrid stacked integrated circuit (“IC”) die elements. In a particular embodiment disclosed herein, a processor module with reconfigurable capability may be constructed by stacking one or more thinned microprocessor, memory and/or field programmable gate array (“FPGA”) die elements and interconnecting the same utilizing contacts that traverse the thickness of the die. The processor module disclosed allows for a significant acceleration in the sharing of data between the microprocessor and the FPGA element while advantageously increasing final assembly yield and concomitantly reducing final assembly cost.Type: GrantFiled: July 23, 2008Date of Patent: January 18, 2011Assignee: Arbor Company LLPInventors: Jon M. Huppenthal, D. James Guzy