Significant Semiconductor Chemical Compound In Bulk Crystal (e.g., Gaas) Patents (Class 257/289)
-
Patent number: 8823146Abstract: A semiconductor structure having a silicon substrate having a <111> crystallographic orientation, an insulating layer disposed over a first portion of the silicon substrate, a silicon layer having a <100> orientation disposed over the insulating layer, and a non-nitride column III-V semiconductor layer or column II-VI semiconductor layer having the same <111> crystallographic orientation as the silicon substrate, the non-nitride column III-V semiconductor layer or column II-VI semiconductor layer being in direct contact with a second portion of the silicon substrate. A column III-nitride is disposed on the surface of the third portion of the substrate.Type: GrantFiled: February 19, 2013Date of Patent: September 2, 2014Assignee: Raytheon CompanyInventor: William E. Hoke
-
Patent number: 8809872Abstract: A method for forming a fin transistor in a bulk substrate includes forming a super steep retrograde well (SSRW) on a bulk substrate. The well includes a doped portion of a first conductivity type dopant formed below an undoped layer. A fin material is grown over the undoped layer. A fin structure is formed from the fin material, and the fin material is undoped or doped. Source and drain regions are provided adjacent to the fin structure to form a fin field effect transistor.Type: GrantFiled: August 16, 2013Date of Patent: August 19, 2014Assignee: International Business Machines CorporationInventors: Jin Cai, Kevin K. Chan, Robert H. Dannard, Bruce B. Doris, Barry P. Linder, Ramachandran Muralidhar
-
Patent number: 8809928Abstract: An oxide semiconductor is used for a semiconductor layer of a transistor included in a semiconductor device, whereby leakage current between a source and a drain can be reduced, so that reduction in power consumption of a semiconductor device and a memory device including the semiconductor device and an improvement in characteristics of retaining stored data (electric charge) in the semiconductor device and the memory device can be achieved. Further, a drain electrode of the transistor, the semiconductor layer, and a first electrode which overlaps with the drain electrode form a capacitor, and a gate electrode is led to an overlying layer at a position which overlaps with the capacitor. Thus, the semiconductor device and the memory device including the semiconductor device can be miniaturized.Type: GrantFiled: April 25, 2012Date of Patent: August 19, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Junichiro Sakata
-
Publication number: 20140145250Abstract: A semiconductor device includes a bulk substrate having a plurality of trenches formed therein. The trenches define a plurality of semiconductor fins that are integral with the bulk semiconductor substrate. A local dielectric material is disposed in each trench and between each pair of semiconductor fins among the plurality of semiconductor fins. The semiconductor device further includes an etch resistant layer formed on the local dielectric material.Type: ApplicationFiled: January 28, 2014Publication date: May 29, 2014Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Raghavasimhan Sreenivasan
-
Patent number: 8729611Abstract: The present disclosure provides a semiconductor device and a method for manufacturing the same. The semiconductor device comprises: a semiconductor layer comprising a plurality of semiconductor sub-layers; and a plurality of fins formed in the semiconductor layer and adjoining the semiconductor layer, wherein at least two of the plurality of fins comprise different numbers of the semiconductor sub-layers and have different heights. According to the present disclosure, a plurality of semiconductor devices with different dimensions and different driving abilities can be integrated on a single wafer.Type: GrantFiled: November 18, 2011Date of Patent: May 20, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Publication number: 20140117427Abstract: A stacked structure according to an embodiment includes: a semiconductor layer; a first layer formed on the semiconductor layer, the first layer containing at least one element selected from Zr, Ti, and Hf, the first layer being not thinner than a monoatomic layer and not thicker than a pentatomic layer; a tunnel barrier layer formed on the first layer; and a magnetic layer formed on the tunnel barrier layer.Type: ApplicationFiled: September 30, 2013Publication date: May 1, 2014Applicant: Kabushiki Kaisha ToshibaInventors: Yoshiaki SAITO, Tomoaki Inokuchi, Mizue Ishikawa, Hideyuki Sugiyama, Tetsufumi Tanamoto
-
Patent number: 8674407Abstract: The present invention provides a semiconductor device having such a structure formed by sequentially laminating a lower barrier layer composed of lattice-relaxed AlxGa1-xN (0?x?1), a channel layer composed of InyGa1-yN (0?y?1) with compressive strain and a contact layer composed of AlzGa1-zN (0?z?1), wherein a two-dimensional electron gas is produced in the vicinity of an interface of said InyGa1-yN channel layer with said AlzGa1-zN contact layer; a gate electrode is formed so as to be embedded in the recessed portion with intervention of an insulating film, which recessed portion is formed by removing a part of said AlzGa1-zN contact layer by etching it away until said InyGa1-yN channel layer is exposed; and, ohmic electrodes are formed on the AlzGa1-zN contact layer. Thus, the semiconductor device has superior uniformity and reproducibility of the threshold voltage while maintaining a low gate leakage current, and is also applicable to the enhancement mode type.Type: GrantFiled: March 12, 2009Date of Patent: March 18, 2014Assignee: Renesas Electronics CorporationInventors: Yuji Ando, Yasuhiro Okamoto, Kazuki Ota, Takashi Inoue, Tatsuo Nakayama, Hironobu Miyamoto
-
Patent number: 8637909Abstract: Various aspects of the technology provide for a converter circuit such as a dc-dc voltage converter or buck converter. The circuit includes a enhancement mode control Field Effect Transistor (FET) fabricated using gallium arsenide and an depletion mode sync FET fabricated using gallium arsenide. A drain of the sync FET may be coupled to a source of the control FET and an inductor may be coupled to the source of the control FET and the drain of the sync FET.Type: GrantFiled: April 9, 2012Date of Patent: January 28, 2014Assignee: Sarda Technologies, Inc.Inventor: James L. Vorhaus
-
Patent number: 8575621Abstract: Circuits and systems comprising one or more switches are provided. A circuit includes a first switch formed on a substrate; and a second switch formed on the substrate, the second switch including a first terminal coupled to a third terminal of the first switch. A system includes a supply; a first switch formed on a substrate, the first switch coupled to the supply; a second switch formed on the substrate, the second switch coupled to the first switch; a third switch formed on the substrate, the third switch coupled to the supply; a fourth switch formed on the substrate, the fourth switch coupled to the third switch; and a driver coupled to respective second terminals of the first, second, third, and fourth switches.Type: GrantFiled: July 22, 2013Date of Patent: November 5, 2013Assignee: Sarda Technologies, Inc.Inventor: James L. Vorhaus
-
Patent number: 8569811Abstract: Various aspects of the technology provide for clamping a transient from a transient generator in a circuit using a Field Effect Transistor (FET) including a compound semiconductor layer forming a drain coupled to the transient voltage generator, a source, and a gate. The gate and the drain may be configured to clamp voltage transients in the circuit from the transient voltage generator independent of a clamping diode between the source and the drain. The FET may be a depletion mode type fabricated using germanium or a compound semiconductor such as gallium arsenide (GaAs) or gallium nitride (GaN).Type: GrantFiled: February 1, 2012Date of Patent: October 29, 2013Assignee: Sarda Technologies, Inc.Inventors: James L. Vorhaus, Anthony G. P. Marini
-
Patent number: 8530978Abstract: A field effect transistor (FET) having a source contact to a channel layer, a drain contact to the channel layer, and a gate contact on a barrier layer over the channel layer, the FET including a dielectric layer on the barrier layer between the source contact and the drain contact and over the gate contact, and a field plate on the dielectric layer, the field plate connected to the source contact and extending over a space between the gate contact and the drain contact and the field plate comprising a sloped sidewall in the space between the gate contact and the drain contact.Type: GrantFiled: December 6, 2011Date of Patent: September 10, 2013Assignee: HRL Laboratories, LLCInventors: Rongming Chu, Zijian “Ray” Li, Karim S. Boutros, Shawn Burnham
-
Patent number: 8519916Abstract: Circuits and systems comprising one or more switches are provided. A circuit includes a first switch formed on a substrate; and a second switch formed on the substrate, the second switch including a first terminal coupled to a third terminal of the first switch. A system includes a supply; a first switch formed on a substrate, the first switch coupled to the supply; a second switch formed on the substrate, the second switch coupled to the first switch; a third switch formed on the substrate, the third switch coupled to the supply; a fourth switch formed on the substrate, the fourth switch coupled to the third switch; and a driver coupled to respective second terminals of the first, second, third, and fourth switches.Type: GrantFiled: August 8, 2011Date of Patent: August 27, 2013Assignee: Sarda Technologies, Inc.Inventor: James L. Vorhaus
-
Patent number: 8513720Abstract: A top gate and bottom gate thin film transistor (TFT) are provided with an associated fabrication method. The TFT is fabricated from a substrate, and an active metal oxide semiconductor (MOS) layer overlying the substrate. Source/drain (S/D) regions are formed in contact with the active MOS layer. A channel region is interposed between the S/D regions. The TFT includes a gate electrode, and a gate dielectric interposed between the channel region and the gate electrode. The active MOS layer may be ZnOx, InOx, GaOx, SnOx, or combinations of the above-mentioned materials. The active MOS layer also includes a primary dopant such as H, K, Sc, La, Mo, Bi, Ce, Pr, Nd, Sm, Dy, or combinations of the above-mentioned dopants. The active MOS layer may also include a secondary dopant.Type: GrantFiled: July 14, 2010Date of Patent: August 20, 2013Assignee: Sharp Laboratories of America, Inc.Inventors: Gregory S. Herman, Jer-shen Maa, Kanan Puntambekar, Apostolos T. Voutsas
-
Patent number: 8466460Abstract: A polymer comprising repeating units A and optionally repeating units B wherein Z=S, Se, N—R and O; W is at each occurrence independently a monocyclic or polycylic moiety optionally substituted with 1-4 Ra groups; Y, at each occurrence, is independently a divalent C1-6 alkyl group, a divalent C1-6 haloalkyl group, or a covalent bond; c is from 1 to 6.Type: GrantFiled: May 26, 2010Date of Patent: June 18, 2013Assignees: BASF SE, Polyera CorporationInventors: Ashok Kumar Mishra, Subramanian Vaidyanathan, Hiroyoshi Noguchi, Florian Doetz, Silke Annika Koehler, Marcel Kastler
-
Patent number: 8420476Abstract: An integrated circuit having finFETs and a metal-insulator-metal (MIM) fin capacitor and methods of manufacture are disclosed. A method includes forming a first finFET comprising a first dielectric and a first conductor; forming a second finFET comprising a second dielectric and a second conductor; and forming a fin capacitor comprising the first conductor, the second dielectric, and the second conductor.Type: GrantFiled: May 27, 2010Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Toshiharu Furukawa, Chengwen Pei
-
Patent number: 8410482Abstract: Disclosed in a semiconductor device including a substrate, a first transistor, a second transistor, and a first source electrode and a first drain electrode of the first transistor are arranged along a first direction and a second source electrode and a second drain electrode of the second transistor are arranged in a reverse order of the first source electrode and the first drain electrode along the first direction, the first source electrode and the second source electrode are connected by a source connecting wiring, the first drain electrode and the second drain electrode are connected by a drain connecting wiring, a first gate electrode and a second gate electrode are connected by a gate connecting wiring and the source connecting wiring and the drain connecting wiring are provided at positions except a region overlapped with the first gate electrode, the second gate electrode and the gate connecting wiring.Type: GrantFiled: March 30, 2011Date of Patent: April 2, 2013Assignee: Casio Computer Co., Ltd.Inventors: Kunihiro Matsuda, Hiroshi Matsumoto, Yukikazu Tanaka
-
Patent number: 8349694Abstract: When forming the strain-inducing semiconductor alloy in one type of transistor of a sophisticated semiconductor device, superior thickness uniformity of a dielectric cap material of the gate electrode structures may be achieved by forming encapsulating spacer elements on each gate electrode structure and providing an additional hard mask material. Consequently, in particular, in sophisticated replacement gate approaches, the dielectric cap material may be efficiently removed in a later manufacturing stage, thereby avoiding any irregularities upon replacing the semiconductor material by an electrode metal.Type: GrantFiled: October 21, 2010Date of Patent: January 8, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Stephan Kronholz, Markus Lenski, Andy Wei, Martin Gerhardt
-
Patent number: 8330187Abstract: A GaN-based field effect transistor (MOSFET) is comprised of a channel layer comprised of p-type GaN, an electron supply layer, a surface layer having band gap energy smaller than that of the electron supply layer, sequentially laminated on a substrate, and recess section is formed by removing a part of the drift layer, the electron supply layer, and the surface layer down to a depth that reaches to the channel layer. A source electrode and a drain electrode are formed so that the recess section positions between them, a gate insulation film is formed on the surface layer and on inner-surface of the recess section including the channel layer, and a gate electrode is formed on the gate insulating film in the recess section.Type: GrantFiled: November 30, 2009Date of Patent: December 11, 2012Assignee: Furukawa Electric Co., Ltd.Inventors: Nomura Takehiko, Sato Yoshihiro, Kambayashi Hiroshi, Kaya Shusuke, Iwami Masayuki, Kato Sadahiro
-
Patent number: 8274121Abstract: Aspects provide for reducing the size and cost of a compound semiconductor power FET device while increasing yield and maintaining current handling capabilities of the FET by distributing portions of the current in parallel to sections the source and drain fingers to maintain a low current density, and applying the gate signal to both ends of the gate fingers to increase yield. The current to be handled by the FET may be divided among a set of electrodes arrayed along the width of the source or drain fingers and oriented to cross the fingers along the length of the source and drain fingers. The current may be conducted from the electrodes to the source and drain fingers through vias disposed along the surface of the fingers. Heat developed in the source, drain, and gate fingers may be conducted through the vias to the electrodes and out of the device.Type: GrantFiled: October 10, 2011Date of Patent: September 25, 2012Assignee: Sarda Technologies, Inc.Inventor: James L. Vorhaus
-
Patent number: 8102000Abstract: According to one exemplary embodiment, a p-channel germanium on insulator (GOI) one transistor memory cell comprises a buried oxide (BOX) layer formed over a bulk substrate, and a gate formed over a gate dielectric layer situated over a germanium layer formed over the buried oxide (BOX) layer. A source region is formed in the germanium layer adjacent to a channel region underlying the gate and overlaying the BOX layer, and a drain region is formed in the germanium layer adjacent to the channel region. The source region and the drain region are implanted with a p-type dopant. In one embodiment, a p-channel GOI one transistor memory cell is implemented as a capacitorless dynamic random access memory (DRAM) cell. In one embodiment, a plurality of p-channel GOI one transistor memory cells are included in a memory array.Type: GrantFiled: April 10, 2008Date of Patent: January 24, 2012Assignee: GLOBALFOUNDRIES Inc.Inventor: Zoran Krivokapic
-
Publication number: 20120007145Abstract: A field effect transistor includes a partial SiGe channel, i.e., a channel including a SiGe channel portion, located underneath a gate electrode and a Si channel portion located underneath an edge of the gate electrode near the drain region. The SiGe channel portion can be located directly underneath a gate dielectric, or can be located underneath a Si channel layer located directly underneath a gate dielectric. The Si channel portion is located at the same depth as the SiGe channel portion, and contacts the drain region of the transistor. By providing a Si channel portion near the drain region, the GIDL current of the transistor is maintained at a level on par with the GIDL current of a transistor having a silicon channel only during an off state.Type: ApplicationFiled: July 7, 2010Publication date: January 12, 2012Applicants: GLOBALFOUNDRIES INC., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiangdong Chen, Jie Deng, Weipeng Li, Deleep R. Nair, Jae-Eun Park, Daniel Tekleab, Xiaobin Yuan, Nam Sung Kim
-
Patent number: 8049197Abstract: One embodiment is a phase change memory that includes a heater element transversely contacting a storage element of phase change material. In particular, an end of the storage element contacts an end of the heater element. A first pair of dielectric spacers is positioned on opposite sides of the first heater element and a second pair of dielectric spacers is positioned on opposite sides of the first storage element. The storage element, heater element, and first and second pairs of dielectric spacers can be made by a spacer patterning technique.Type: GrantFiled: December 30, 2008Date of Patent: November 1, 2011Assignee: STMicroelectronics S.r.l.Inventor: DerChang Kau
-
Patent number: 8034669Abstract: The drive current capability of a pull-down transistor and a pass transistor formed in a common active region may be adjusted on the basis of different strain levels obtained by providing at least one embedded semiconductor alloy in the active region, thereby providing a simplified overall geometric configuration of the active region. Hence, static RAM cells may be formed on the basis of a minimum channel length with a simplified configuration of the active region, thereby avoiding significant yield losses as may be observed in sophisticated devices, in which a pronounced variation of the transistor width is conventionally used to adjust the ratio of the drive currents for the pull-down and pass transistors.Type: GrantFiled: July 22, 2009Date of Patent: October 11, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Uwe Griebenow, Jan Hoentschel
-
Patent number: 7994550Abstract: A semiconductor structure comprising: a substrate; a seed layer supported by the substrate; an elemental semiconductor layer disposed over a first portion of the seed layer; and a compound semiconductor layer disposed on a second portion of the seed layer. The first portion of the seed layer is electrically insulated from the second portion of the seed layer. A first semiconductor device is formed in the elemental semiconductor layer. A second semiconductor device is formed in the compound semiconductor layer. The second semiconductor device includes: a first electrode in contact with a first region of the compound semiconductor layer; a second electrode in contact with a second region of the compound semiconductor layer; and a third electrode. The third electrode controls carriers passing in a third region of the compound semiconductor layer disposed between the first region and the second region. A fourth electrode is in electrical contact with the second portion of the seed layer.Type: GrantFiled: May 22, 2009Date of Patent: August 9, 2011Assignee: Raytheon CompanyInventors: Valery S. Kaper, John P. Bettencourt, Jeffrey R. LaRoche, Kamal Tabatabaie
-
Publication number: 20110170345Abstract: Methods, devices, and systems are disclosed relating to a memory cell having a floating body. A memory cell includes a transistor comprising a drain and a source each formed in silicon and a gate positioned between the drain and the source. The memory cell may further include a bias gate recessed into the silicon and positioned between an isolation region and the transistor. In addition, the bias gate may be configured to be operably coupled to a bias voltage. The memory cell may also include a floating body within the silicon. The floating body may include a first portion adjacent the source and the drain and vertically offset from the bias gate and a second portion coupled to the first portion. Moreover, the bias gate may be formed adjacent to the second portion.Type: ApplicationFiled: March 28, 2011Publication date: July 14, 2011Applicant: MICRON TECHNOLOGY, INC.Inventor: Sanh D. Tang
-
Patent number: 7943920Abstract: A memory device comprises first and second electrodes with a memory element and a buffer layer located between and electrically coupled to them. The memory element comprises one or more metal oxygen compounds. The buffer layer comprises at least one of an oxide and a nitride. Another memory device comprises first and second electrodes with a memory element and a buffer layer, having a thickness of less than 50 ?, located between and electrically coupled to them. The memory comprises one or more metal oxygen compounds. An example of a method of fabricating a memory device includes forming first and second electrodes. A memory, located between and electrically coupled to the first and the second electrodes, is formed; the memory comprises one or more metal oxygen compounds and the buffer layer comprises at least one of an oxide and a nitride.Type: GrantFiled: July 14, 2010Date of Patent: May 17, 2011Assignee: Macronix International Co., Ltd.Inventors: Wei-Chih Chien, Kuo-Pin Chang, Erh-Kun Lai, Kuang Yeu Hsieh
-
Patent number: 7943974Abstract: A spin MOS field effect transistor includes a source electrode and a drain electrode each having a structure obtained by stacking an impurity diffusion layer, a (001)-oriented MgO layer and a Heusler alloy. The impurity diffusion layer is formed in a surface region of a semiconductor layer. The (001)-oriented MgO layer is formed on the impurity diffusion layer. The Heusler alloy is formed on the MgO layer.Type: GrantFiled: March 31, 2010Date of Patent: May 17, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Mizue Ishikawa, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Patent number: 7888713Abstract: A semiconductor device includes a substrate including a compound semiconductor, a semiconductor layer formed on a surface of the substrate and a constituent of the semiconductor layer including a nitride semiconductor different from a constituent of the substrate, a via hole provided in the substrate and configured to extend from a rear surface side of the substrate to the semiconductor layer, a ground electrode formed on an inner wall of the via hole, a contact layer provided in the semiconductor layer and configured to extend from a surface of the semiconductor layer to the ground electrode, a gate electrode and a drain electrode, each of which being formed on the semiconductor layer, and a source electrode formed on the semiconductor layer and connected to the ground electrode through the contact layer.Type: GrantFiled: August 15, 2007Date of Patent: February 15, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hisao Kawasaki
-
Patent number: 7875914Abstract: Disclosed are a switch mode power amplifier and a field effect transistor especially suitable for use in a switch mode power amplifier. The transistor is preferably a compound high electron mobility transistor (HEMT) having a source terminal and a drain terminal with a gate terminal therebetween and positioned on a dielectric material. A field plate extends from the gate terminal over at least two layers of dielectric material towards the drain. The dielectric layers preferably comprise silicon oxide and silicon nitride. A third layer of silicon oxide can be provided with the layer of silicon nitride being positioned between layers of silicon oxide. Etch selectivity is utilized in etching recesses for the gate terminal.Type: GrantFiled: May 29, 2009Date of Patent: January 25, 2011Assignee: Cree, Inc.Inventor: Scott Sheppard
-
Patent number: 7859030Abstract: A SiGe-HBT having a base region made of SiGe mixed crystal. The base region includes: an intrinsic base region having junctions with a collector region and an emitter region; and an external base region for connecting the intrinsic base region with a base electrode. The intrinsic base region and the external base region are doped with a first impurity of a given conductivity type. The external base region is further doped with a second impurity. As the first impurity, an element smaller in atomic radius than Si (such as boron, for example) is selected, and as the second impurity, an element larger in atomic radius than the first impurity (such as Ge, In and Ga, for example) is selected.Type: GrantFiled: February 15, 2007Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventor: Shigetaka Aoki
-
Patent number: 7851832Abstract: Electrode placement which applies easy heat dispersion of a semiconductor device with high power density and high exothermic density is provided for the semiconductor device including: a gate electrode, a source electrode, and a drain electrode which are placed on a first surface of a substrate 10, and have a plurality of fingers, respectively; gate terminal electrodes G1, G2, . . . , G4, source terminal electrodes S1, S2, . . . , S5, and a drain terminal electrode D which are placed on the first surface, and governs a plurality of fingers, respectively every the gate electrode, the source electrode, and the drain electrode; active areas AA1, AA2, . . . , AA5 placed on the substrate of the lower part of the gate electrode, the source electrode, and the drain electrode; a non-active area (BA) adjoining the active areas and placed on the substrate; and VIA holes SC1, SC2, . . .Type: GrantFiled: October 22, 2008Date of Patent: December 14, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 7843020Abstract: A high withstand voltage transistor is capable of preventing its gate oxidized film from being damaged by a surge voltage/current, and includes: a gate electrode provided in a trench formed on a semiconductor substrate; a source and a drain which are respectively formed on a side of the gate electrode and another side of the gate electrode, and which are a predetermined distance away from the gate electrode; first electric field relaxation layers one of which is formed on a wall of the trench on the side of the source and another one of which is formed on a wall of the trench on the side of the drain; and second electric field relaxation layers one of which is formed between the source and the gate electrode, and another one of which is formed between the drain and the gate electrode.Type: GrantFiled: September 24, 2007Date of Patent: November 30, 2010Assignee: Sharp Kabushiki KaishaInventor: Keiji Hayashi
-
Patent number: 7834340Abstract: Phase change memory devices are provided including a selection element electrically connected to a phase change material pattern. The selection element includes a metallic conductor and a semiconductor that are in contact with each other. A depletion region in contact with a metallic pattern is generated in the semiconductor in an equilibrium state. The depletion region includes a high barrier region having an electric potential barrier higher than an interface electric potential barrier and a low barrier region having an electric potential barrier lower than the interface electric potential barrier. Related methods are also provided.Type: GrantFiled: July 3, 2008Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Nam-Bin Kim
-
Patent number: 7777215Abstract: A memory device comprises first and second electrodes with a memory element and a buffer layer located between and electrically coupled to them. The memory element comprises one or more metal oxygen compounds. The buffer layer comprises at least one of an oxide and a nitride. Another memory device comprises first and second electrodes with a memory element and a buffer layer, having a thickness of less than 50 ?, located between and electrically coupled to them. The memory comprises one or more metal oxygen compounds. An example of a method of fabricating a memory device includes forming first and second electrodes. A memory, located between and electrically coupled to the first and the second electrodes, is formed; the memory comprises one or more metal oxygen compounds and the buffer layer comprises at least one of an oxide and a nitride.Type: GrantFiled: July 18, 2008Date of Patent: August 17, 2010Assignee: Macronix International Co., Ltd.Inventors: Wei-Chih Chien, Kuo-Pin Chang, Erh-Kun Lai, Kuang Yeu Hsieh
-
Patent number: 7755105Abstract: It is an object of the present invention to provide a capacitor-less memory which can prevent a change of a threshold voltage due to flowing out of carriers and improve the memory retention property without a complicated structure. In the capacitor-less memory which uses a transistor, the transistor includes a source region, a drain region, an active layer region which is provided between the source region and the drain region, and a gate electrode which is adjacent to the active layer region with an insulating film interposed therebetween. The source region is formed of a semiconductor having a larger band gap than a band gap of a semiconductor of the active layer region and a band gap of a semiconductor of the drain region, and a heterojunction is formed at the interface between the source region and the active layer region.Type: GrantFiled: May 27, 2008Date of Patent: July 13, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tatsuya Honda
-
Patent number: 7750368Abstract: Disclosed is a memory device and method of operation thereof. The memory device may include a source region and a drain region of a first dopant type, the source and drain regions contain a first semiconductor material; a body region of a second dopant type, the body region being sandwiched between the source and drain regions, the body comprising a second semiconductor material; a gate dielectric layer over at least the body region; and a gate comprising a conductive material over the gate dielectric layer. Specifically, one of the first semiconductor material and the second semiconductor material is lattice matched with the other of the first semiconductor material and the second semiconductor material and has an energy gap smaller than the energy gap of the other of the first semiconductor material and the second semiconductor material.Type: GrantFiled: June 13, 2008Date of Patent: July 6, 2010Assignee: MACRONIX International Co., Ltd.Inventors: Ta-Wei Lin, Wen-Jer Tsai
-
Patent number: 7745848Abstract: Gallium nitride material devices and methods associated with the devices are described. The devices may be designed to provide enhanced thermal conduction and reduced thermal resistance. The increased thermal conduction through and out of the gallium nitride devices enhances operability of the devices, including providing excellent RF operation, reliability, and lifetime.Type: GrantFiled: August 15, 2007Date of Patent: June 29, 2010Assignee: Nitronex CorporationInventors: Pradeep Rajagopal, Chul H. Park, Craig E. Strautin
-
Patent number: 7709867Abstract: A spin MOS field effect transistor includes a source electrode and a drain electrode each having a structure obtained by stacking an impurity diffusion layer, a (001)-oriented MgO layer and a Heusler alloy. The impurity diffusion layer is formed in a surface region of a semiconductor layer. The (001)-oriented MgO layer is formed on the impurity diffusion layer. The Heusler alloy is formed on the MgO layer.Type: GrantFiled: August 20, 2008Date of Patent: May 4, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Mizue Ishikawa, Yoshiaki Saito, Hideyuki Sugiyama, Tomoaki Inokuchi
-
Publication number: 20100072523Abstract: A semiconductor device includes a first MIS transistor and a second MIS transistor. The first MIS transistor includes a first gate electrode includes a second metal film formed on a first gate insulating film, and an insulating film formed, extending over side surfaces of the first gate electrode and upper surfaces of regions located in the first active region laterally outside the first gate electrode. The second MIS transistor includes a second gate electrode including a first metal film formed on a second gate insulating film and a conductive film formed on the first metal film, and the insulating film formed, extending over side surfaces of the second gate electrode and upper surfaces of regions located in the second active region laterally outside the second gate electrode. The first and second metal films are made of different metal materials.Type: ApplicationFiled: December 2, 2009Publication date: March 25, 2010Applicant: PANASONIC CORPORATIONInventors: Yoshihiro SATO, Hisashi Ogawa
-
Patent number: 7683406Abstract: The present invention is related to semiconductor device and method for manufacturing the same. In accordance with the semiconductor device and method for manufacturing the same, at least one opening extending between LDD regions and exposing a buried insulating layer is formed so that a gate electrode surrounds the surface of a channel region. This structure allows the formation of a relatively a thick channel region and decreases the sensitivity of characteristics of the device dependent upon the thickness of the channel region.Type: GrantFiled: September 8, 2006Date of Patent: March 23, 2010Assignee: Hynix Semiconductor Inc.Inventor: Sang Don Lee
-
Patent number: 7667247Abstract: The present disclosure provides a method of fabricating a semiconductor device. The method includes providing a semiconductor substrate, forming a dielectric layer over the semiconductor substrate, treating the dielectric layer with a carbon containing group, forming a conductive layer over the treated dielectric layer, and patterning and etching the dielectric layer and conductive layer to form a gate structure. The carbon containing group includes an OCH3 or CN species.Type: GrantFiled: May 8, 2007Date of Patent: February 23, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Ya Wang, Wen-Chin Lee, Denny Tang
-
Patent number: 7638788Abstract: Provided are a phase change memory device and a method of forming the same. According to the phase change memory, a first plug electrode and a second plug electrode are spaced apart from each other in a mold insulating layer. A phase change pattern is disposed on the mold insulating layer. The phase change pattern contacts a top of the first plug electrode and a first potion of a top of the second plug electrode. An interconnection is electrically connected to a second portion of the top of the second plug electrode.Type: GrantFiled: October 16, 2007Date of Patent: December 29, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Ho Ahn, Hideki Horii, Jong-Chan Shin, Jun-Soo Bae, Hyeong-Geun An
-
Patent number: 7633130Abstract: Field effect transistor devices comprising III-V semiconductors and organic gate dielectric materials, such dielectric materials as can afford flexibility in device design and fabrication.Type: GrantFiled: March 19, 2007Date of Patent: December 15, 2009Assignee: Northwestern UniversityInventors: Tobin J. Marks, Peide Ye, Antonio Facchetti, Gang Lu, Han Chung Lin
-
Publication number: 20090179236Abstract: A PMOS transistor and a method for fabricating a PMOS transistor. The method may include providing a semiconductor wafer having a PMOS transistor gate stack, source/drain extension regions, and active regions. The method may also include forming epi sidewalls, performing a ex-situ recess etch, and performing an in-situ recess etch. The ex-situ recess etch and the in-situ recess etch form recessed active regions. The PMOS transistor is formed by a method using ex-situ and in-situ etch and has epitaxial SiGe regions with a greatest width at the surface of the semiconductor wafer.Type: ApplicationFiled: March 19, 2009Publication date: July 16, 2009Applicant: Texas Instruments IncorporatedInventors: Srinivasan Chakravarthi, Periannan Chidambaram, Johan Weijtmans
-
Patent number: 7554139Abstract: A production method for a semiconductor device according to the present invention includes: step (A) of providing a substrate including a semiconductor layer having a principal face, the substrate having a device isolation structure (STI) formed in an isolation region 70 for partitioning the principal face into a plurality of device active regions 50, 60; step (B) of growing an epitaxial layer containing Si and Ge on selected device active regions 50 among the plurality of device active regions 50, 60 of the principal face of the semiconductor layer; and step (C) of forming a transistor in, among the plurality of device active regions 50, 60, each of the device active regions 50 on which the epitaxial layer is formed and each of the device active regions A2 on which the epitaxial layer is not formed.Type: GrantFiled: April 11, 2005Date of Patent: June 30, 2009Assignee: Panasonic CorporationInventors: Akira Inoue, Haruyuki Sorada, Yoshio Kawashima, Takeshi Takagi
-
Patent number: 7548112Abstract: Disclosed are a switch mode power amplifier and a field effect transistor especially suitable for use in a switch mode power amplifier. The transistor is preferably a compound high electron mobility transistor (HEMT) having a source terminal and a drain terminal with a gate terminal therebetween and positioned on a dielectric material. A field plate extends from the gate terminal over at least two layers of dielectric material towards the drain. The dielectric layers preferably comprise silicon oxide and silicon nitride. A third layer of silicon oxide can be provided with the layer of silicon nitride being positioned between layers of silicon oxide. Etch selectivity is utilized in etching recesses for the gate terminal.Type: GrantFiled: July 21, 2005Date of Patent: June 16, 2009Assignee: Cree, Inc.Inventor: Scott Sheppard
-
Patent number: 7544967Abstract: A thin film transistor (TFT) includes a source electrode, a drain electrode, and a gate electrode. A gate insulator is coupled to the source electrode, drain electrode, and gate electrode. The gate insulator includes room temperature deposited high-K materials so as to allow said thin film transistor to operate at low operating voltage.Type: GrantFiled: March 28, 2006Date of Patent: June 9, 2009Assignee: Massachusetts Institute of TechnologyInventors: Il-Doo Kim, Harry L. Tuller
-
Patent number: 7531889Abstract: In a Schottky diode 11, a gallium nitride support base 13 includes a first surface 13a and a second surface 13b opposite from the first surface and has a carrier concentration exceeding 1×1018 cm?3. A gallium nitride epitaxial layer 15 is disposed on the first surface 13a. An Ohmic electrode 17 is disposed on the second surface 13b. The Schottky electrode 19 is disposed on the gallium nitride epitaxial layer 15. A thickness D1 of the gallium nitride epitaxial layer 15 is at least 5 microns and no more than 1000 microns. Also, the carrier density of the gallium nitride epitaxial layer 15 is at least 1×1014 cm?3 and no more than 1×1017 cm?3.Type: GrantFiled: September 1, 2005Date of Patent: May 12, 2009Assignee: Sumitomo Electric Industries, Ltd.Inventors: Makoto Kiyama, Takuji Okahisa, Takashi Sakurada
-
Patent number: 7508003Abstract: A crystal has a diameter of 1 cm or more and shows a strongest peak in cathode luminescent spectrum at a wavelength of 360 nm in correspondence to a band edge.Type: GrantFiled: April 20, 2006Date of Patent: March 24, 2009Assignee: Ricoh Company, Ltd.Inventors: Seiji Sarayama, Masahiko Shimada, Hisanori Yamane, Hirokazu Iwata
-
Patent number: 7491988Abstract: A semiconductor transistor structure with increased mobility in the channel zone and a method of its fabrication are described. A semiconductor substrate having a first dopant is formed. A diffusion barrier layer having a second dopant is formed on the semiconductor substrate to suppress outdiffusion of the first dopant. Next, a semiconductor layer having substantially low dopant concentration relative to the first layer is epitaxially grown on the diffusion barrier layer. The semiconductor layer defines a channel in the semiconductor transistor structure. The low dopant concentration in the semiconductor layer increases the mobility of the carriers in the channel of the semiconductor transistor structure. A gate electrode and a gate dielectric are formed on the semiconductor layer with the low dopant concentration.Type: GrantFiled: June 28, 2004Date of Patent: February 17, 2009Assignee: Intel CorporationInventors: Peter G. Tolchinsky, Mark Bohr, Irwin Yablok