Vertical Channel Or Double Diffused Insulated Gate Field Effect Device Provided With Means To Protect Against Excess Voltage (e.g., Gate Protection Diode) Patents (Class 257/328)
-
Patent number: 9124270Abstract: To provide an electric power conversion device that converts direct current power supplied from a direct-current power supply into alternating current power, the electric power conversion device includes six switching elements constituted by a voltage-driven transistor that uses a wide bandgap semiconductor and a diode, and a drive circuit that controls a voltage for driving the transistor at a time of turning off the switching elements based on a predetermined voltage profile specifying that the transistor is operated in a non-linear region.Type: GrantFiled: March 31, 2010Date of Patent: September 1, 2015Assignee: Mitsubishi Electric CorporationInventors: Kazuya Nakamura, Kei Terada, Kazutaka Takahashi, Shigeo Jimbo
-
Patent number: 9123804Abstract: A device includes a semiconductor substrate, source and drain regions in the semiconductor substrate and having a first conductivity type, a gate structure supported by the semiconductor substrate between the source and drain regions, a first well region in the semiconductor substrate, having a second conductivity type, and in which a channel region is formed under the gate structure during operation, and a second well region adjacent the first well region, having the second conductivity type, and having a higher dopant concentration than the first well region, to establish a path to carry charge carriers of the second conductivity type away from a parasitic bipolar transistor involving a junction between the channel region and the source region.Type: GrantFiled: June 11, 2014Date of Patent: September 1, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Xiaowei Ren, David C. Burdeaux, Robert P. Davidson, Michele L. Miera
-
Patent number: 9117902Abstract: A structure of dual trench rectifier comprises of the following elements. A plurality of trenches are formed parallel in an n? epitaxial layer on an n+ semiconductor substrate and spaced with each other by a mesa. A plurality of recesses are formed on the mesas. Each the trench has a trench oxide layer formed on the sidewalls and bottom thereof, and a first poly silicon layer is filled therein to form MOS structures. Each the recess has a recess oxide layer formed on the sidewalls and bottom thereof, and a second poly silicon layer is filled therein to form MOS structures. A plurality of p type bodies are formed at two sides of the MOS structures in recesses. A top metal is formed above the semiconductor substrate for serving as an anode. A bottom metal is formed beneath the semiconductor substrate for serving as a cathode.Type: GrantFiled: August 1, 2013Date of Patent: August 25, 2015Assignee: CHIP INTEGRATION TECH. CO., LTD.Inventor: Qinhai Jin
-
Patent number: 9117906Abstract: A method is provided for fabricating a fin field-effect transistor. The method includes providing a semiconductor substrate, and forming a plurality of fins with hard mask layers and an isolation structure. The process also includes forming a first dummy gate layer on the fins and the isolation structure, and polishing the first dummy gate layer until the hard mask layer is exposed. Further, the method includes removing the hard mask layer to expose a top surface of the fins, and forming a second dummy gate material layer on the first dummy gate material layer. Further, the method also includes etching the second dummy gate layer and the first dummy gate layer to form a dummy gate on each of the fins.Type: GrantFiled: April 12, 2013Date of Patent: August 25, 2015Assignee: SEMICONDUCTOR MANUFACTURING INTERNATIONAL CORPInventors: Mieno Fumitake, Huaxiang Yin
-
Patent number: 9111771Abstract: According to one embodiment, a semiconductor device includes: a first region including: a first semiconductor layer; a first semiconductor region; a second semiconductor region; a third semiconductor region having higher impurity concentration than the first semiconductor region; a first electrode; a second electrode; an insulating film; a third electrode; a fourth electrode, a second region including a pad electrode, and the third region including: the first semiconductor layer; the first semiconductor region; a third semiconductor region; the first electrode; the second electrode; and a first insulating layer.Type: GrantFiled: September 22, 2014Date of Patent: August 18, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Takeru Matsuoka, Yasuhito Saito, Seiichiro Kamiyama
-
Patent number: 9099519Abstract: A semiconductor device has a substrate and first and second gate structures formed over a first surface of the substrate. A drain region is formed in the substrate as a second surface of the substrate. An epitaxial region is formed in the substrate over the drain region. A sidewall spacer is formed over the first and second gate structures. A lateral LDD region is formed between the first and second gate structures. A trench is formed through the lateral LDD region and partially through the substrate self-aligned to the sidewall spacer. A vertical drift region is formed along a sidewall of the trench. An insulating material is deposited in the trench. A first source region is formed adjacent to the first gate structure opposite the lateral LDD region. A second source region is formed adjacent to the second gate structure opposite the lateral LDD region.Type: GrantFiled: May 23, 2012Date of Patent: August 4, 2015Assignee: Great Wall Semiconductor CorporationInventors: Zheng John Shen, Patrick M. Shea, David N. Okada
-
Patent number: 9093288Abstract: A semiconductor device which solves the following problem of a super junction structure: due to a relatively high concentration in the body cell region (active region), in peripheral areas (peripheral regions or junction end regions), it is difficult to achieve a breakdown voltage equivalent to or higher than in the cell region through a conventional junction edge terminal structure or resurf structure. The semiconductor device includes a power MOSFET having a super junction structure formed in the cell region by a trench fill technique. Also, super junction structures having orientations parallel to the sides of the cell region are provided in a drift region around the cell region.Type: GrantFiled: June 19, 2014Date of Patent: July 28, 2015Assignee: Renesas Electronics CorporationInventors: Tomohiro Tamaki, Yoshito Nakazawa, Satoshi Eguchi
-
Patent number: 9093520Abstract: A high-voltage super junction device is disclosed. The device includes a semiconductor substrate region having a first conductivity type and having neighboring trenches disposed therein. The neighboring trenches each have trench sidewalls and a trench bottom surface. A region having a second conductivity type is disposed in or adjacent to a trench and meets the semiconductor substrate region at a p-n junction. A gate electrode is formed on the semiconductor substrate region and is electrically isolated from the semiconductor substrate region by a gate dielectric. A body region having the second conductivity type is disposed on opposite sides of the gate electrode near a surface of the semiconductor substrate. A source region having the first conductivity type is disposed within in the body region on opposite sides of the gate electrode near the surface of the semiconductor substrate.Type: GrantFiled: August 28, 2013Date of Patent: July 28, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tai-I Yang, Shou-Wei Lee, Shao-Chi Yu, Hong-Seng Shue, Kun-Ming Huang, Po-Tao Chu
-
Patent number: 9082655Abstract: A nonvolatile memory device having a vertical structure and a method of manufacturing the same, the nonvolatile memory device including a channel region that vertically extends from a substrate; gate electrodes on the substrate, the gate electrodes being disposed along an outer side wall of the channel region and spaced apart from one another; and a channel pad that extends from one side of the channel region to an outside of the channel region, the channel pad covering a top surface of the channel region.Type: GrantFiled: February 14, 2014Date of Patent: July 14, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eun-sun Youm, Sang-young Park, Jin-taek Park, Yong-top Kim
-
Patent number: 9082852Abstract: A FinFET includes a semiconductor fin supporting a first transistor and a second transistor. A first transistor gate electrode extends over a first channel region of the fin and a second transistor gate electrode extends over a second channel region of the fin. Epitaxial growth material on a top of the fin forms a raised source region on a first side of the first transistor gate electrode, an intermediate region between a second side of the first transistor gate electrode and a first side of the second transistor gate electrode, and a raised drain region on a second side of the second transistor gate electrode. The first and second transistor gate electrodes are short circuit connected to each other, with the first transistor configured to have a first threshold voltage and the second transistor configured to have a second threshold voltage different from the first threshold voltage.Type: GrantFiled: December 4, 2014Date of Patent: July 14, 2015Assignees: STMicroelectronics, Inc., GlobalFoundries Inc., International Business Machines CorporationInventors: Qing Liu, Ruilong Xie, Xiuyu Cai, Chun-Chen Yeh
-
Patent number: 9076764Abstract: An asymmetric gate tunneling transistor includes a substrate, a first-polarity portion, a second-polarity portion, a channel portion, a gate structure and an insulation body. The first-polarity portion and the second-polarity portion are disposed on the substrate. The channel portion is connected with the first-polarity portion and the second-polarity portion, and includes a first section and a second section. The gate structure includes an enveloping portion surrounding the first section, and a flat portion covering one side of the second section away from the substrate. The insulation body includes a first insulation portion disposed between the first section and the enveloping portion, and a second insulation portion disposed between the second section and the flat portion. Through the asymmetric design of the gate structure, the tunneling transistor is offered with features of a high ON current and a low OFF current.Type: GrantFiled: October 11, 2013Date of Patent: July 7, 2015Assignee: National Tsing Hua UniversityInventors: Yung-Chun Wu, Yi-Ruei Jhan
-
Patent number: 9070580Abstract: A super junction structure is formed in a semiconductor portion of a super junction semiconductor device. The super junction structure includes a compensation structure with a first compensation layer of a first conductivity type and a second compensation layer of a complementary second conductivity type. The compensation structure lines at least sidewall portions of compensation trenches that extend between semiconductor mesas along a vertical direction perpendicular to a first surface of the semiconductor portion. Within the super junction structure and a pedestal layer that may adjoin the super junction structure, a sign of a lateral compensation rate changes along the vertical direction resulting in a local peak of a vertical electric field gradient and to improved avalanche ruggedness.Type: GrantFiled: May 1, 2013Date of Patent: June 30, 2015Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Markus Schmitt, Winfried Kaindl, Hans Weber
-
Patent number: 9064904Abstract: A MOS P-N junction Schottky diode device includes a substrate having a first conductivity type, a field oxide structure defining a trench structure, a gate structure formed in the trench structure and a doped region having a second conductivity type adjacent to the gate structure in the substrate. An ohmic contact and a Schottky contact are formed at different sides of the gate structure. The method for manufacturing such diode device includes several ion-implanting steps to form several doped sub-regions with different implantation depths to constitute the doped regions. The formed MOS P-N junction Schottky diode device has low forward voltage drop, low reverse leakage current, fast reverse recovery time and high reverse voltage tolerance.Type: GrantFiled: June 19, 2014Date of Patent: June 23, 2015Assignee: PFC DEVICE CORP.Inventor: Hung-Hsin Kuo
-
Patent number: 9064776Abstract: Graphene- and/or carbon nanotube-based radiation-hard transistor devices and techniques for the fabrication thereof are provided. In one aspect, a method of fabricating a radiation-hard transistor is provided. The method includes the following steps. A radiation-hard substrate is provided. A carbon-based material is formed on the substrate wherein a portion of the carbon-based material serves as a channel region of the transistor and other portions of the carbon-based material serve as source and drain regions of the transistor. Contacts are formed to the portions of the carbon-based material that serve as the source and drain regions of the transistor. A gate dielectric is deposited over the portion of the carbon-based material that serves as the channel region of the transistor. A top-gate contact is formed on the gate dielectric.Type: GrantFiled: August 14, 2013Date of Patent: June 23, 2015Assignee: International Business Machines CorporationInventors: Yu-Ming Lin, Jeng-Bang Yau
-
Patent number: 9064944Abstract: A nanowire device of the present description may be produced with the incorporation of at least one underlayer etch stop formed during the fabrication of at least one nanowire transistor in order to assist in protecting source structures and/or drain structures from damage that may result from fabrication processes. The underlayer etch stop may prevent damage to the source structures and/or drain the structures, when the material used in the fabrication of the source structures and/or the drain structures is susceptible to being etched by the processes used in the removal of the sacrificial materials, i.e. low selectively to the source structure and/or the drain structure materials, such that potential shorting between the transistor gate electrodes and contacts formed for the source structures and/or the drain structures may be prevented.Type: GrantFiled: March 15, 2013Date of Patent: June 23, 2015Assignee: Intel CorporationInventors: Seiyon Kim, Daniel Aubertine, Kelin Kuhn, Anand Murthy
-
Patent number: 9048106Abstract: TSV devices with p-n junctions that are planar have superior performance in breakdown and current handling. Junction diode assembly formed in enclosed trenches occupies less chip area compared with junction-isolation diode assembly in the known art. Diode assembly fabricated with trenches formed after the junction formation reduces fabrication cost and masking steps increase process flexibility and enable asymmetrical TSV and uni-directional TSV functions.Type: GrantFiled: December 13, 2012Date of Patent: June 2, 2015Assignee: Diodes IncorporatedInventors: John Earnshaw, Wofgang Kemper, Yen-Yi Lin, Steve Badcock, Mark French
-
Patent number: 9041049Abstract: In general, in a semiconductor active element such as a normally-off JFET based on SiC in which an impurity diffusion speed is significantly lower than in silicon, gate regions are formed through ion implantation into the side walls of trenches formed in source regions. However, to ensure the performance of the JFET, it is necessary to control the area between the gate regions thereof with high precision. Besides, there is such a problem that, since a heavily doped PN junction is formed by forming the gate regions in the source regions, an increase in junction current cannot be avoided. The present invention provides a normally-off power JFET and a manufacturing method thereof and forms the gate regions according to a multi-epitaxial method which repeats a process including epitaxial growth, ion implantation, and activation annealing a plurality of times.Type: GrantFiled: August 19, 2013Date of Patent: May 26, 2015Assignee: Renesas Electronics CorporationInventors: Koichi Arai, Yasuaki Kagotoshi, Nobuo Machida, Natsuki Yokoyama, Haruka Shimizu
-
Patent number: 9041008Abstract: A semiconductor device of an embodiment includes a first conductive type silicon carbide substrate having first and second main surfaces, a first conductive type silicon carbide layer formed on the first main surface, a second conductive type first silicon carbide region formed in the silicon carbide layer, and a first conductive type second silicon carbide region formed in the first silicon carbide region. The device includes a trench penetrating through the first and second silicon carbide regions, and a second conductive type third silicon carbide region formed on a bottom and a side surface of the trench. The third silicon carbide region is in contact with the first silicon carbide region, and is formed between the trench and the silicon carbide layer. In addition, the device includes a gate insulating film formed in the trench, a gate electrode, a first electrode, and a second electrode.Type: GrantFiled: March 5, 2012Date of Patent: May 26, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Yukio Nakabayashi, Takashi Shinohe, Atsuko Yamashita
-
Patent number: 9035362Abstract: A Sensor for sensing the presence of at least one fluidum in a space adjoining the sensor is disclosed. In one aspect, the sensor has a two-dimensional electron gas (2DEG) layer stack, a gate electrode overlaying at least part of the 2DEG layer stack for electrostatically controlling electron density of a 2DEG in the 2DEG layer stack and a source and a drain electrode contacting the 2DEG layer stack for electrically contacting the 2DEG, wherein a detection opening is provided in between the gate electrode and the 2DEG layer stack and wherein the detection opening communicates with the space through a detection opening inlet such that molecules of the fluidum can move from the adjoining space through the detection opening inlet into the detection opening where they can measurably alter a electric characteristic of the 2DEG.Type: GrantFiled: June 4, 2013Date of Patent: May 19, 2015Assignee: Stichting IMEC NederlandInventors: Peter Offermans, Roman Vitushinsky, Mercedes Crego Calama, Sywert Brongersma
-
Patent number: 9035375Abstract: Embodiments relate to a field-effect device that includes a body region, a first source/drain region of a first conductivity type, a second source/drain region, and a pocket implant region adjacent to the first source/drain region, the pocket implant region being of a second conductivity type, wherein the second conductivity type is different from the first conductivity type. The body region physically contacts the pocket implant region.Type: GrantFiled: January 11, 2013Date of Patent: May 19, 2015Assignee: Infineon Technologies AGInventors: Mayank Shrivastava, Harald Gossner, Ramgopal Rao, Maryam Shojaei Baghini
-
Patent number: 9035376Abstract: A semiconductor device and method of manufacturing the semiconductor device is disclosed in which the tradeoff relationship between the Eoff and the turning OFF dV/dt is improved at a low cost using a trench embedding method. The method comprises a step of forming a parallel pn layer that is a superjunction structure using a trench embedding method and a step of ion implantation into an upper part of an n type semiconductor layer, i.e., an n type column, forming a high concentration n type semiconductor region. This method improves the trade-off relationship between the Eoff and the turning OFF dV/dt as compared with a high concentration n type semiconductor region formed of an epitaxial layer. This method achieves shorter process time and lower cost in manufacturing because it eliminates the redundant repeating of steps performed in the conventional method of forming a superjunction structure through multi-stage epitaxial growth.Type: GrantFiled: February 6, 2014Date of Patent: May 19, 2015Assignee: FUJI ELECTRIC CO., LTD.Inventors: Mutsumi Kitamura, Michiya Yamada, Tatsuhiko Fujihira
-
Publication number: 20150129954Abstract: A semiconductor device and a method of manufacturing the same are provided. The semiconductor device includes insulation layers and gate electrodes alternately stacked on a substrate, a vertical channel vertically passing through the insulation layers and the gate electrodes, and a threshold voltage controlling insulation layer, a tunnel insulation layer and a charge storage layer disposed between the vertical channel and the gate electrodes, wherein the threshold voltage controlling insulation layer is disposed between the charge storage layer and the vertical channel and including a material configured to suppress an inversion layer from being formed in the vertical channel.Type: ApplicationFiled: September 2, 2014Publication date: May 14, 2015Inventors: Bi O. Kim, Jin-Tae Noh, Su-Jin Shin, Jae-Young Ahn, Ki-Hyun Hwang
-
Patent number: 9025266Abstract: A semiconductor integrated circuit device has a p-type substrate to which a ground voltage is applied and a floating-type NMOSFET which is integrated on the p-type substrate and to which a negative voltage lower than the ground voltage is applied. The floating-type NMOSFET includes an n-type buried layer buried in the p-type substrate, a high voltage n-type well formed on the n-type buried layer and floats electrically, a p-type drift region formed in the n-type well, an n-type drain region and an-type source region formed in the p-type drift region, and a gate electrode formed on a channel region interposed between the n-type drain region and the n-type source region. The high voltage n-type well includes an n-type tunnel region, with a higher impurity concentration than that of the high voltage n-type well, inside a peripheral region formed so as to surround the p-type drift region.Type: GrantFiled: June 14, 2013Date of Patent: May 5, 2015Assignee: Rohm Co., Ltd.Inventor: Yasuhiro Miyagoe
-
Patent number: 9024375Abstract: This invention discloses a semiconductor power device disposed in a semiconductor substrate and the semiconductor substrate has a plurality of trenches. Each of the trenches is filled with a plurality of epitaxial layers of alternating conductivity types constituting nano tubes functioning as conducting channels stacked as layers extending along a sidewall direction with a “Gap Filler” layer filling a merging-gap between the nano tubes disposed substantially at a center of each of the trenches. The “Gap Filler” layer can be very lightly doped Silicon or grown and deposited dielectric layer. In an exemplary embodiment, the plurality of trenches are separated by pillar columns each having a width approximately half to one-third of a width of the trenches.Type: GrantFiled: August 26, 2012Date of Patent: May 5, 2015Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Hamza Yilmaz, Daniel Ng, Lingpeng Guan, Anup Bhalla, Wilson Ma, Moses Ho, John Chen
-
Publication number: 20150115351Abstract: An integrated circuit includes a power component including a plurality of first trenches in a cell array and a first conductive material in the first trenches electrically coupled to a gate terminal of the power component, and a diode component including a first diode device trench and a second diode device trench disposed adjacent to each other. A second conductive material in the first and the second diode device trenches is electrically coupled to a source terminal of the diode component. The first trenches, the first diode device trench and the second diode device trench are disposed in a first main surface of a semiconductor substrate. The integrated circuit further includes a diode gate contact including a connection structure between the first and the second diode device trenches. The connection structure is in contact with the second conductive material in the first and the second diode device trenches.Type: ApplicationFiled: October 30, 2013Publication date: April 30, 2015Inventor: Britta Wutte
-
Patent number: 9018062Abstract: In one embodiment, a method of making a super-junction MOS transistor in a wafer can include: (i) forming a first doping layer having a high doping concentration; (ii) forming a second doping layer on the first doping layer, wherein a doping concentration of the second doping layer is less than a doping concentration of the first doping layer; (iii) forming a third doping layer on the second doping layer, wherein the third doping layer comprises an intrinsic layer; (iv) etching through the third doping layer and partially through the second doping layer to form trenches; and (v) filling the trenches to form pillar structures.Type: GrantFiled: February 3, 2014Date of Patent: April 28, 2015Assignee: Silergy Semiconductor Technology (Hangzhou) Ltd.Inventor: Zhongping Liao
-
Patent number: 9019671Abstract: The invention relates to an electronic device comprising an RF-LDMOS transistor (1) and a protection circuit (2) for the RF-LDMOS transistor. The protection circuit (2) comprises: i) an input terminal (Ni) coupled to a drain terminal (Drn) of the RF-LDMOS transistor (1); ii) a clipping node (Nc); iii) a clipping circuit (3) coupled to the clipping node (Nc) for substantially keeping the voltage on the clipping node (Nc) below a predefined reference voltage, wherein the predefined reference voltage is designed to be larger than the operation voltage on the drain terminal (Drn) and lower than a trigger voltage of a parasitic bipolar transistor (100) that is inherently present in the RF-LDMOS transistor; iv) a capacitance (Ct) coupled between the clipping node (Nc) and a further reference voltage terminal (Gnd), and v) a rectifying element (D1, D2) connected with its anode terminal to the input terminal (Ni) and with its cathode terminal to the clipping node (Nc).Type: GrantFiled: May 3, 2013Date of Patent: April 28, 2015Assignee: NXP, B.V.Inventor: Johannes Adrianus Maria De Boet
-
Patent number: 9018674Abstract: A semiconductor includes a drift zone of a first conductivity type arranged between a first side and a second side of a semiconductor body. The semiconductor device further includes a first region of the first conductivity type and a second region of a second conductivity type subsequently arranged along a first direction parallel to the second side. The semiconductor device further includes an electrode at the second side adjoining the first and second regions. The semiconductor device further includes a third region of the second conductivity type arranged between the drift zone and the first region. The third region is spaced apart from the second region and from the second side.Type: GrantFiled: April 6, 2012Date of Patent: April 28, 2015Assignee: Infineon Technologies AGInventors: Dorothea Werber, Anton Mauder, Frank Pfirsch, Hans-Joachim Schulze, Franz Hirler, Alexander Philippou
-
Patent number: 9018637Abstract: According to one embodiment, a transistor includes: a structural body; an insulating film; a control electrode; a first electrode; and a second electrode. The structural body includes a first through a third semiconductor regions, and includes a compound semiconductor having a first and a second elements. The first electrode is electrically continuous with the third semiconductor region. The second electrode is electrically continuous with the first semiconductor region. The structural body has a first region provided above a lower end of the second semiconductor region and a second region other than the first region. The first region is a region formed by making a ratio of concentration of source gas of the second element to concentration of source gas of the first element larger than 1.0. Impurity concentration of the first conductivity type in the first region is higher than that in the second region.Type: GrantFiled: March 13, 2013Date of Patent: April 28, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Johji Nishio, Hiroshi Kono, Takuma Suzuki, Tatsuo Shimizu, Takashi Shinohe
-
Patent number: 9012961Abstract: The disclosure relates to a method of manufacturing vertical gate transistors in a semiconductor substrate, comprising implanting, in the depth of the substrate, a doped isolation layer, to form a source region of the transistors; forming, in the substrate, parallel trench isolations and second trenches perpendicular to the trench isolations, reaching the isolation layer, and isolated from the substrate by a first dielectric layer; depositing a first conductive layer on the surface of the substrate and in the second trenches; etching the first conductive layer to form the vertical gates of the transistors, and vertical gate connection pads between the extremity of the vertical gates and an edge of the substrate, while keeping a continuity zone in the first conductive layer between each connection pad and a vertical gate; and implanting doped regions on each side of the second trenches, to form drain regions of the transistors.Type: GrantFiled: January 6, 2014Date of Patent: April 21, 2015Assignee: STMicroelectronics (Rousset) SASInventors: Francesco La Rosa, Stephan Niel, Arnaud Regnier, Hélène Dalle-Houilliez
-
Patent number: 9012957Abstract: A MOS transistor including a U-shaped channel-forming semiconductor region and source and drain regions having the same U shape located against the channel-forming region on either side thereof, the internal surface of the channel-forming semiconductor region being coated with a conductive gate, a gate insulator being interposed.Type: GrantFiled: September 3, 2013Date of Patent: April 21, 2015Assignee: STMicroelectronics S.A.Inventor: Vincent Quenette
-
Patent number: 9012997Abstract: A semiconductor device includes a semiconductor-on-insulator (SOI) substrate having a bulk substrate layer, an active semiconductor layer and a buried insulator layer disposed between the bulk substrate layer and the active semiconductor layer. A trench is formed through the SOI substrate to expose the bulk substrate layer. A doped well is formed in an upper region of the bulk substrate layer adjacent trench. The semiconductor device further includes a first doped region different from the doped well that is formed in the trench.Type: GrantFiled: October 26, 2012Date of Patent: April 21, 2015Assignee: International Business Machines CorporationInventors: Tenko Yamashita, Terence B. Hook, Veeraraghavan S. Basker, Chun-Chen Yeh
-
Patent number: 9012954Abstract: An Adjustable Field Effect Rectifier uses aspects of MOSFET structure together with an adjustment pocket or region to result in a device that functions reliably and efficiently at high voltages without significant negative resistance, while also permitting fast recovery and operation at high frequency without large electromagnetic interference.Type: GrantFiled: February 16, 2012Date of Patent: April 21, 2015Assignee: STMicroelectronics International B.V.Inventors: Alexei Ankoudinov, Vladimir Rodov
-
Patent number: 9012979Abstract: A semiconductor device and method of manufacturing the same are provided. A device can include an LDMOS region and a high side region on a semiconductor substrate. The device can further include an insulating region separating the LDMOS region from the high side region and the insulating region can include a plurality of second conductive type wells, a plurality of second conductive type buried layer patterns, or both.Type: GrantFiled: March 15, 2013Date of Patent: April 21, 2015Assignee: Dongbu Hitek Co., Ltd.Inventor: Nam Chil Moon
-
Patent number: 9006819Abstract: A semiconductor device includes a semiconductor substrate of a first conductivity type, a drift layer of the first conductivity type which is formed on a first main surface of the semiconductor substrate, a second well region of a second conductivity type which is formed to surround a cell region of the drift layer, and a source pad for electrically connecting the second well regions and a source region of the cell region through a first well contact hole provided to penetrate a gate insulating film on the second well region, a second well contact hole provided to penetrate a field insulating film on the second well region and a source contact hole.Type: GrantFiled: February 8, 2011Date of Patent: April 14, 2015Assignee: Mitsubishi Electric CorporationInventors: Shiro Hino, Naruhisa Miura, Shuhei Nakata, Kenichi Ohtsuka, Shoyu Watanabe, Akihiko Furukawa, Yukiyasu Nakao, Masayuki Imaizumi
-
Patent number: 9006820Abstract: A transistor includes a semiconductor body; a body region of a first conductivity type formed in the semiconductor body; a gate electrode formed partially overlapping the body region and insulated from the semiconductor body by a gate dielectric layer; a source diffusion region of a second conductivity type formed in the body region on a first side of the gate electrode; a trench formed in the semiconductor body on a second side, opposite the first side, of the gate electrode, the trench being lined with a sidewall dielectric layer; and a doped sidewall region of the second conductivity type formed in the semiconductor body along the sidewall of the trench where the doped sidewall region forms a vertical drain current path for the transistor.Type: GrantFiled: December 19, 2012Date of Patent: April 14, 2015Assignee: Alpha and Omega Semiconductor IncorporatedInventor: Hideaki Tsuchiko
-
Patent number: 9006041Abstract: A method for manufacturing a bipolar punch-through semiconductor device is disclosed, which includes providing a wafer having a first and a second side, wherein on the first side a high-doped layer of the first conductivity type having constant high doping concentration is arranged; epitaxially growing a low-doped layer of the first conductivity type on the first side; performing a diffusion step by which a diffused inter-space region is created at the inter-space of the layers; creating at least one layer of the second conductivity type on the first side; and reducing the wafer thickness within the high-doped layer on the second side so that a buffer layer is created, which can include the inter-space region and the remaining part of the high-doped layer, wherein the doping profile of the buffer layer decreases steadily from the doping concentration of the high-doped region to the doping concentration of the drift layer.Type: GrantFiled: October 4, 2013Date of Patent: April 14, 2015Assignee: ABB Technology AGInventors: Munaf Rahimo, Arnost Kopta, Thomas Clausen, Maxi Andenna
-
Patent number: 9006821Abstract: An electronic device can include a semiconductor layer overlying a substrate and having a primary surface and a thickness, wherein a trench extends through at least approximately 50% of the thickness of semiconductor layer to a depth. The electronic device can further include a conductive structure within the trench, wherein the conductive structure extends at least approximately 50% of the depth of the trench. The electronic device can still further include a vertically-oriented doped region within the semiconductor layer adjacent to and electrically insulated from the conductive structure; and an insulating layer disposed between the vertically-oriented doped region and the conductive structure. A process of forming an electronic device can include patterning a semiconductor layer to define a trench extending through at least approximately 50% of the thickness of the semiconductor layer and forming a vertically-oriented doped region after patterning the semiconductor layer to define the trench.Type: GrantFiled: February 3, 2014Date of Patent: April 14, 2015Assignee: Semiconductor Components Industries, LLCInventors: Prasad Venkatraman, Gordon M. Grivna, Gary H. Loechelt
-
Patent number: 9000515Abstract: A super-junction trench MOSFET with a short termination area is disclosed, wherein the short termination area comprising a charge balance region and a channel stop region formed near a top surface of an epitaxial layer with a trenched termination contact penetrating therethrough.Type: GrantFiled: May 22, 2013Date of Patent: April 7, 2015Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 9000538Abstract: A downsized semiconductor device having an excellent reverse characteristic, and a method of manufacturing the semiconductor device is sought to improve. The semiconductor device comprises a semiconductor body having a polygonal contour. An active area is formed in the semiconductor body. An EQR electrode is formed so as to surround the active area and to have curved portions of the EQR electrode along the corners of the semiconductor body. An interlayer insulating film is formed to cover the active area and the EQR electrode. The EQR electrode is embedded in the interlayer insulating film around the active area. EQR contacts are in contact with the curved portions of the EQR electrode and the semiconductor body outside the curved portions, and have at least side walls covered with the interlayer insulating film.Type: GrantFiled: June 21, 2011Date of Patent: April 7, 2015Assignee: Renesas Electronics CorporationInventor: Kouichi Murakawa
-
Patent number: 9000536Abstract: The present disclosure relates a Fin field effect transistor (FinFET) device having large effective oxide thickness that mitigates hot carrier injection, and an associated method of formation. In some embodiments, the FinFET device has a conductive channel of a first fin protruding from a planar substrate. The conductive channel has a non-conductive highly doped region located along multiple outer edges of the channel region. A gate region protrudes from the planar substrate as a second fin that overlies the first fin. A gate dielectric region is located between the non-conductive highly doped region and the gate region. The non-conductive highly doped region and the gate dielectric region collectively provide for an effective oxide thickness of the FinFET device that allow a low electric field across gate oxide and less hot carrier injection.Type: GrantFiled: June 28, 2013Date of Patent: April 7, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Wei Kuo, Hou-Yu Chen, Shyh-Horng Yang
-
Patent number: 8994099Abstract: A method of making multi-level contacts. The method includes providing an in-process multilevel device including at least one device region and at least one contact region. The contact region includes a plurality of electrically conductive layers configured in a step pattern. The method also includes forming a conformal etch stop layer over the plurality of electrically conductive layers, forming a first electrically insulating layer over the etch stop layer, forming a conformal sacrificial layer over the first electrically insulating layer and forming a second electrically insulating layer over the sacrificial layer. The method also includes etching a plurality of contact openings through the etch stop layer, the first electrically insulating layer, the sacrificial layer and the second electrically insulating layer in the contact region to the plurality of electrically conductive layers.Type: GrantFiled: August 27, 2014Date of Patent: March 31, 2015Assignee: Sandisk Technologies Inc.Inventors: Yao-Sheng Lee, Zhen Chen, Syo Fukata
-
Patent number: 8994106Abstract: A transistor structure includes a p-type substrate, an n-well implanted in the substrate, a p-doped p-body implanted in the n-well, first and second transistors, an input line, and an output line. The first transistor includes a first gate, a first source, and a first drain, and the second transistor includes a second gate, a second source, and a second drain. The first source includes a first p+ region and a first n+ region, and the first drain includes a second n+ region. The second source includes a third n+ region and a second p+ region, and the second drain includes a third p+ region. The input line connects the first gate and the second gate, and the output line connects the second n+ region and the third p+ region.Type: GrantFiled: February 7, 2014Date of Patent: March 31, 2015Assignee: Volterra Semiconductor LLCInventors: Budong You, Marco A. Zuniga
-
Patent number: 8994068Abstract: An electrostatic discharge protection clamp adapted to limit a voltage appearing across protected terminals of an integrated circuit to which the electrostatic discharge protection clamp is coupled is presented. The electrostatic discharge protection clamp includes a substrate, and a first electrostatic discharge protection device formed over the substrate. The first electrostatic discharge protection device includes a buried layer formed over the substrate, the buried layer having a first conductivity type and defining an opening located over a region of the substrate, a first transistor formed over the opening of the buried layer, the first transistor having an emitter coupled to a first cathode terminal of the electrostatic discharge protection clamp, and a second transistor formed over the buried layer, the second transistor having an emitter coupled to a first anode terminal of the electrostatic discharge protection clamp.Type: GrantFiled: August 30, 2012Date of Patent: March 31, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Rouying Zhan, Chai E Gill, Changsoo Hong
-
Publication number: 20150084117Abstract: A low voltage transient voltage suppressing (TVS) device supported on a semiconductor substrate supporting an epitaxial layer to form a bottom-source metal oxide semiconductor field effect transistor (BS-MOSFET) that comprises a trench gate surrounded by a drain region encompassed in a body region disposed near a top surface of the semiconductor substrate. The drain region interfaces with the body region constituting a junction diode. The drain region on top of the epitaxial layer constituting a bipolar transistor with a top electrode disposed on the top surface of the semiconductor functioning as a drain/collector terminal and a bottom electrode disposed on a bottom surface of the semiconductor substrate functioning as a source/emitter electrode. The body regions further comprises a surface body contact region electrically connected to a body-to-source short-connection thus connecting the body region to the bottom electrode functioning as the source/emitter terminal.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Inventor: Madhur Bobde
-
Patent number: 8987810Abstract: A semiconductor device has an FET of a trench-gate structure obtained by disposing a conductive layer, which will be a gate, in a trench extended in the main surface of a semiconductor substrate, wherein the upper surface of the trench-gate conductive layer is formed equal to or higher than the main surface of the semiconductor substrate. The conductive layer of the trench gate is formed to have a substantially flat or concave upper surface and the upper surface is formed equal to or higher than the main surface of the semiconductor substrate. After etching of the semiconductor substrate to form the upper surface of the conductive layer of the trench gate, a channel region and a source region are formed by ion implantation so that the semiconductor device is free from occurrence of a source offset.Type: GrantFiled: January 31, 2014Date of Patent: March 24, 2015Assignee: Renesas Electronics CorporationInventors: Hiroshi Inagawa, Nobuo Machida, Kentaro Ooishi
-
Patent number: 8987812Abstract: The invention provides an ultra-low-on-resistance, excellent-reliability semiconductor device that can finely be processed using SiC and a semiconductor device producing method.Type: GrantFiled: January 6, 2010Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Kono, Takashi Shinohe, Makoto Mizukami
-
Patent number: 8981476Abstract: A semiconductor device includes: first and second n-type wells formed in p-type semiconductor substrate, the second n-type well being deeper than the first n-type well; first and second p-type backgate regions formed in the first and second n-type wells; first and second n-type source regions formed in the first and second p-type backgate regions; first and second n-type drain regions formed in the first and second n-type wells, at positions opposed to the first and second n-type source regions, sandwiching the first and the second p-type backgate regions; and field insulation films formed on the substrate, at positions between the first and second p-type backgate regions and the first and second n-type drain regions; whereby first transistor is formed in the first n-type well, and second transistor is formed in the second n-type well with a higher reverse voltage durability than the first transistor.Type: GrantFiled: December 11, 2012Date of Patent: March 17, 2015Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiko Takada
-
Patent number: 8981462Abstract: According to one embodiment, a semiconductor device includes a semiconductor layer having an opening formed therein, a first insulating layer disposed on a bottom surface of the opening and on a sidewall of the opening, a second insulating layer disposed on the sidewall of the opening above the first insulating layer, the second insulating layer being thinner than the first insulating layer, a field plate electrode disposed on the first insulating layer and the second insulating layer and having a recess extending from an upper surface of the field plate electrode towards the bottom surface of the opening, and a first layer disposed in the recess and including a material that is different from a material of the field plate electrode.Type: GrantFiled: September 3, 2013Date of Patent: March 17, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Tetsuro Nozu
-
Patent number: RE45449Abstract: A power semiconductor element having a lightly doped drift and buffer layer is disclosed. One embodiment has, underneath and between deep well regions of a first conductivity type, a lightly doped drift and buffer layer of a second conductivity type. The drift and buffer layer has a minimum vertical extension between a drain contact layer on the adjacent surface of a semiconductor substrate and the bottom of the deepest well region which is at least equal to a minimum lateral distance between the deep well regions. The vertical extension can also be determined such that a total amount of dopant per unit area in the drift and buffer layer is larger than a breakdown charge amount at breakdown voltage.Type: GrantFiled: April 30, 2013Date of Patent: April 7, 2015Assignee: Infineon Technologies AGInventors: Markus Zundel, Franz Hirler, Armin Willmeroth