Field Relief Electrode Patents (Class 257/488)
-
Patent number: 6680515Abstract: A lateral high voltage transistor device is disclosed. The transistor includes a gate, a drain, and a source. The drain is located apart from the gate to form an intermediate drift region. The drift region has variable dopant concentration between the drain and the gate. In addition, a spiral resistor is placed over the drift region and is connected to the drain and either the gate or the source of the transistor.Type: GrantFiled: November 10, 2000Date of Patent: January 20, 2004Assignee: Monolithic Power Systems, Inc.Inventor: Michael Ren Hsing
-
Patent number: 6677657Abstract: A method for forming a component in a portion of a semiconductor substrate on insulator delimited by a lateral wall separated by an insulating layer from a peripheral region internal to the portion and heavily doped of a same first conductivity type as the substrate. A conductive plate is formed at the same time as the wall, on a layer of protection of the substrate surface, in electric contact with the peripheral region, the plate extending above said peripheral region towards the inside of the portion with respect to the wall, beyond the location above the limit between the peripheral region and the substrate.Type: GrantFiled: September 26, 2002Date of Patent: January 13, 2004Assignee: STMicroelectronics A.A.Inventor: Pascal Gardes
-
Patent number: 6670688Abstract: A semiconductor device which can prevent an operation thereof from being uncontrollable to obtain a high reliability, and can be manufactured easily and can reduce a manufacturing cost. A p-type impurity layer containing a p-type impurity in a relatively high concentration is provided as an operation region of a diode in one of main surfaces of a silicon substrate containing an n-type impurity in a relatively low concentration and a plurality of ring-shaped Schottky metal layers are concentrically provided on the main surface of the silicon substrate around the p-type impurity layer with a space formed therebetween to surround the p-type impurity layer. A silicon oxide film is provided on the main surface of the silicon substrate around the p-type impurity layer and an anode electrode is provided on the p-type impurity layer.Type: GrantFiled: June 7, 2002Date of Patent: December 30, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Katsumi Satoh, Eisuke Suekawa
-
Patent number: 6667529Abstract: A semiconductor device has a first semiconductor layer, a second semiconductor layer, and an active layer sandwiched between the first and the second semiconductor layer and emits light from the active layer when a voltage is applied across the first and the second semiconductor layer. The semiconductor device includes an anode on the first semiconductor layer, an insulating film on the anode, and a screen electrode on the insulating film covering at least part of the anode. The second semiconductor layer is grounded and the screen electrode is electrically connected to the grounded second semiconductor layer. The screen electrode screens the anode to prevent flow of a leakage current between the first and second semiconductor layers due to electromagnetic waves.Type: GrantFiled: October 31, 2001Date of Patent: December 23, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Kazuhisa Takagi
-
Publication number: 20030209774Abstract: A semiconductor device comprising: a semiconductor substrate, a dielectric film formed on the semiconductor substrate, a first electrode and a second electrode separated from each other on the dielectric film; a spiral thin film layer having both ends connected to the first electrode and the second electrode, respectively, the spiral thin film layer surrounding the first electrode, the thin film layer being formed on the dielectric layer, and a plurality of p-n diodes formed in series in the spiral thin film layer along a longitudinal direction of the spiral thin film layer.Type: ApplicationFiled: June 12, 2003Publication date: November 13, 2003Inventors: Shinichi Jimbo, Jun Saito, Tomoyuki Yamazaki
-
Patent number: 6642551Abstract: A power integrated circuit device with multiple guard rings and field plates overlying regions between each of the guard rings. Each of the field plates form overlying a dielectric layer also between each of the guard rings. Multiple field plates can exist between each of such guard rings. At least one field plate couples to a main junction region, and another field plate couples to a peripheral region, typically a scribe line. The present power device structure with multiple guard rings and field plates provides a resulting guard ring structure which allows for such device to achieve higher voltage applications.Type: GrantFiled: August 23, 2001Date of Patent: November 4, 2003Assignee: IXYS CorporationInventor: Nathan Zommer
-
Patent number: 6617652Abstract: A high breakdown voltage semiconductor device includes a semiconductor layer, a drain offset diffusion region, a source diffusion region, a drain diffusion region, a buried diffusion region of a first conductivity type that is buried in the drain offset diffusion region, at least one plate electrode in a floating state formed on a field insulating film, and a metal electrode that is formed on an interlayer insulating film positioned on the plate electrode and a part of which is electrically connected to the drain diffusion region and that is capacitively coupled to the plate electrode.Type: GrantFiled: March 21, 2002Date of Patent: September 9, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masaaki Noda
-
Patent number: 6614088Abstract: In a lateral DMOS device 10 breakdown voltage is controlled by a voltage divider 50 coupled at opposite ends to the source 18 and drain 19. The divider node N1 between first and second resistive elements R1, R2 is connected to a second level conductive shield M2. ILD layer 34 isolates the shield M2 from first level conductive M1 contacts.Type: GrantFiled: February 18, 2000Date of Patent: September 2, 2003Inventor: James D. Beasom
-
Patent number: 6608351Abstract: The performance of high-voltage devices is often influenced by charge-creep effects in the package. In order to avoid the resultant degradation, a bleeder may be used between the device and the package. However, it has been found in practice that the use of a high-resistive bleeder may lead to a certain instability of the device during operation. According to the invention, the bleeder (8) is provided with a plurality of conductive regions (12, 13) which are distributed in such a way that, when a high voltage is applied across the bleeder, a non-linear potential profile across the bleeder is obtained, which harmonizes with the ideal potential profile without the bleeder, instead of a linear profile which would have been obtained in the absence of said conductive regions due to charge-loading effects, and which would result in the above-mentioned instability effects.Type: GrantFiled: June 1, 2000Date of Patent: August 19, 2003Inventors: Constantinus Paulus Meeuwsen, Hendrik Gezienus Albert Huizing, Adrianus Willem Ludikhuize
-
Patent number: 6603185Abstract: A semiconductor device comprising: a semiconductor substrate, a dielectric film formed on the semiconductor substrate, a first electrode and a second electrode separated from each other on the dielectric film; a spiral thin film layer having both ends connected to the first electrode and the second electrode, respectively, the spiral thin film layer surrounding the first electrode, the thin film layer being formed on the dielectric layer, and a plurality of p-n diodes formed in series in the spiral thin film layer along a longitudinal direction of the spiral thin film layer.Type: GrantFiled: January 31, 2000Date of Patent: August 5, 2003Assignee: Fuji Electric Co., Ltd.Inventors: Shinichi Jimbo, Jun Saito, Tomoyuki Yamazaki
-
Patent number: 6583487Abstract: A power component formed in an N-type silicon substrate delimited by a P-type wall, having a lower surface including a first P-type region connected to the wall, and an upper surface including a second P-type region, a conductive track extending above the substrate between the second region and the wall. The component includes a succession of trenches extending in the substrate under the track and perpendicularly to this track, each trench being filled with an insulator.Type: GrantFiled: October 19, 1999Date of Patent: June 24, 2003Assignee: STMicroelectronics S.A.Inventor: Mathieu Roy
-
Patent number: 6566726Abstract: To reduce the field intensity on the termination surface, almost not affecting the on-characteristic, a drift layer is made of two layers, an n-layer and n− layer, and a termination region is formed on the surface of the above n− layer. An impurity concentration ratio between the n− layer and the n-layer is less than 1:2, and the thickness of the n− layer is less than that of a source n+ layer. Reliability can be secured even in a high temperature operation.Type: GrantFiled: March 1, 2000Date of Patent: May 20, 2003Assignee: Hitachi, Ltd.Inventors: Hidekatsu Onose, Tsutomu Yatsuo, Toshiyuki Ohno, Saburou Oikawa
-
Patent number: 6559513Abstract: A planar MESFET transistor includes a plurality of FET elements. Each FET element includes a doped planar channel, and source and drain coupled to the ends of the channel. A gate conductor extends over a portion of the channel at a location lying between the source and drain, a first predetermined distance from the drain. A field plate is connected to the gate conductor, and extends toward the drain a second predetermined distance, isolated from the channel except at its gate conductor connection by a dielectric material.Type: GrantFiled: April 22, 2002Date of Patent: May 6, 2003Assignee: M/A-Com, Inc.Inventors: Dain Curtis Miller, Inder J. Bahl, Edward L. Griffin
-
Patent number: 6555873Abstract: A high-voltage transistor with a low specific on-state resistance and that supports high voltage in the off-state includes one or more source regions disposed adjacent to a multi-layered extended drain structure which comprises extended drift regions separated from field plate members by one or more dielectric layers. With the field plate members at the lowest circuit potential, the transistor supports high voltages applied to the drain in the off-state. The layered structure may be fabricated in a variety of orientations. A MOSFET structure may be incorporated into the device adjacent to the source region, or, alternatively, the MOSFET structure may be omitted to produce a high-voltage transistor structure having a stand-alone drift region.Type: GrantFiled: September 7, 2001Date of Patent: April 29, 2003Assignee: Power Integrations, Inc.Inventors: Donald Ray Disney, Mohamed Darwish
-
Publication number: 20030047792Abstract: A high-voltage transistor with a low specific on-state resistance and that supports high voltage in the off-state includes one or more source regions disposed adjacent to a multi-layered extended drain structure which comprises extended drift regions separated from field plate members by one or more dielectric layers. The layered structure may be fabricated in a variety of orientations. A MOSFET structure may be incorporated into the device adjacent to the source region, or, alternatively, the MOSFET structure may be omitted to produce a high-voltage transistor structure having a stand-alone drift region. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: April 30, 2002Publication date: March 13, 2003Applicant: Power Integrations, Inc.Inventors: Donald Ray Disney, Amit Paul
-
Patent number: 6495866Abstract: Providing a semiconductor device for use in a ignition circuit, which prevents an increase in clamp voltage and allows application of a constant voltage across an ignition plug. In a semiconductor device which comprises a transistor and a zener diode connected between a collector and a gate of the transistor, a glass coat layer coating the zener diode is made of silicon oxide.Type: GrantFiled: April 10, 2001Date of Patent: December 17, 2002Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Atsunobu Kawamoto
-
Patent number: 6476458Abstract: A semiconductor device has an element region including MOS structure. A p-well region, a connecting impurity diffused region, and an impurity diffused region for guard ring are formed in an n-type semiconductor layer so as to form a well region, The well region has a step defining a higher portion and a lower portion lower than the higher portion so that the impurity diffused region for guard ring is located at the lower portion. The lower portion is located at a periphery of the element region. In this structure, the impurity diffused region for guard ring is completely depleted while the connecting impurity diffused region is partially depleted so that a portion having carriers remains therein while a depletion layer expands in the connecting impurity diffused region before a breakdown due to a reverse bias occurs in the element region.Type: GrantFiled: November 28, 2001Date of Patent: November 5, 2002Assignee: Denso CorporationInventor: Takeshi Miyajima
-
Patent number: 6462377Abstract: A semiconductor body (10) has first and second opposed major surfaces (10a and 10b), with a first region (11) of one conductivity type and a plurality of body regions (32) of the opposite conductivity type each forming a pn junction with the first region (11). A plurality of source regions (33) meet the first major surface (10a ) and are each associated with a corresponding body region (32) such that a conduction channel accommodating portion (33a) is defined between each source region (33) and the corresponding body region (32). An insulated gate structure (30,31) adjoins each conduction channel area (33a) for controlling formation of a conduction channel in the conduction channel areas to control majority charge carrier flow from the source regions (33) through the first region (11) to a further region (14) adjoining the second major surface (10b).Type: GrantFiled: February 12, 2001Date of Patent: October 8, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Godefridus A. M. Hurkx, Rob van Dalen
-
Publication number: 20020137318Abstract: A field effect transistor structure is formed with a body semiconductor layer (5) having source (9), body (7), drift region and drain (11). An upper semiconductor layer (21) is separated from the body by an oxide layer (17). The upper semiconductor layer (21) is doped to have a gate region (23) arranged over the body (7), a field plate region (25) arranged over the drift region 13 and at least one p-n junction (26) forming at least one diode between the field plate region (25) and the gate region (23). A source contact (39) is connected to both the source (9) and the field plate region (25).Type: ApplicationFiled: March 15, 2002Publication date: September 26, 2002Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Steven T. Peake, Raymond J. Grover
-
Publication number: 20020130358Abstract: A semiconductor device, such as a MOSFET or PN diode rectifier, has a p-n junction (24) between a first device region (23) and an underlying voltage-sustaining zone (20). Trenched field-shaping regions (40) extend through the voltage-sustaining zone (20) to improve the voltage-blocking and on-resistance characteristics of the device. The trenched field-shaping region (40) comprises a resistive path (42) accommodated in a trench (41) that has an insulating layer (44) at its side-walls. The insulating layer (44) dielectrically couples potential from the resistive path (42) to the voltage-sustaining zone (20) that is depleted in a voltage-blocking mode of operation of the device. The insulating layer (44) extends at the side-walls of the trench (41) to an upper level (81) that is higher than a lower level (82) at which the resistive path (42) starts in the trench (41).Type: ApplicationFiled: February 7, 2002Publication date: September 19, 2002Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Rob Van Dalen, Christelle Rochefort, Godefridus A.M. Hurkx
-
Patent number: 6452245Abstract: The present invention provides a semiconductor device capable of improving a withstand voltage for a wire placed in the neighborhood of a contact. When the direction in which a wiring layer extends in the direction of a plane as viewed from the top of a substrate, is defined as a first direction, the direction orthogonal to the first direction on the plane is defined as a second direction, a radius of curvature of a conductive material layer closest to the opening is defined as R, a point where the conductive material layer and an end of the wiring layer intersect, is defined as X, a point where a straight line extending along the second direction from the point X intersects a straight line extending along the first direction through the center of the radius R of curvature of the conductive material layer, is defined as Y, and the distance between the points X and Y as viewed in the second direction is defined as A, the relations in COS−1(A/R)>46 are established.Type: GrantFiled: August 9, 2000Date of Patent: September 17, 2002Assignee: Oki Electric Industry Co., Ltd.Inventors: Mamoru Ishikiriyama, Katsuhito Sasaki
-
Publication number: 20020121678Abstract: A bipolar p-i-n diode has a first (1) and second (5) region of opposite conductivity type and an intermediate drift region (3) between the first and second regions. Trenched field relief regions (14) are arranged to deplete the intermediate drift region (3) when the diode is reverse biased, so permitting a higher doping (12) to be used for the intermediate drift region (3) for a given breakdown voltage. This improves both the turn-on and turn-off characteristics of the diode.Type: ApplicationFiled: January 31, 2002Publication date: September 5, 2002Inventor: Eddie Huang
-
Patent number: 6437416Abstract: The breakdown voltage of a semiconductor device, such as a transistor fabricated in a device region in and abutting the surface of a semiconductor body with a field oxide surrounding the device region, is improved by etching the field oxide abutting the device region to reduce the thickness thereof to about 0.6-1.4 &mgr;m and then forming a field plate in the recessed field oxide which is capacitively coupled to the underlying semiconductor body. The field plate can be floating, connected to a voltage potential, or connected to the semiconductor device.Type: GrantFiled: April 12, 1996Date of Patent: August 20, 2002Assignee: Cree Microwave, Inc.Inventor: Francois Hébert
-
Patent number: 6424014Abstract: Expansion promotion means (24) for more efficiently promoting the expansion of the depletion layer (19) than the electrically insulating film(14) having a suppressor electrode layer (20) buried therein is arranged between narrow portions (23b) of the suppressor electrode layer to control the expansion of the depletion layer (19), by which arrangement the spacing s between the narrow portions (23b) can be reduced without decreasing the field reducing effect of the field reduction means, which contains the suppressor electrode layer.Type: GrantFiled: December 13, 2000Date of Patent: July 23, 2002Assignee: Oki Electric Industry CO,Ltd.Inventors: Katsuhito Sasaki, Isao Kimura, Mamoru Ishikiriyama
-
Patent number: 6404025Abstract: This invention discloses a semiconductor substrate supports a semiconductor power device. The semiconductor substrate includes a plurality of polysilicon segments disposed over a gate oxide layer including two outermost segments and inner segments wherein each of the inner segments functioning as a gate and the two outermost segments functioning as a field pate and an equal potential ring separated by an oxide-plug gap having an aspect ratio greater or equal to 0.5. Each of the inner segments functioning as a gate having a side wall spacer surrounding edges of the inner segments, and the oxide plug gap being filled with an oxide plug for separating the field plate from the equal potential ring. A plurality of power transistor cells disposed in the substrate for each of the gates covered by an overlying insulation layer having a plurality of contact openings defined therein.Type: GrantFiled: October 2, 1997Date of Patent: June 11, 2002Assignee: MAGEPOWER Semiconductor Corp.Inventors: Fwu-Iuan Hshieh, Yan Man Tsui
-
Patent number: 6404012Abstract: In a semiconductor device, a source diffusion layer is formed in a substrate, and a drain extended diffusion layer is formed in the substrate. A drain diffusion layer is formed in the extended drain diffusion layer. A reverse conductive type diffusion layer is formed adjacent to the drain diffusion layer in the extended drain diffusion layer. The reverse conductive type diffusion layer has a conductive type opposite to that of the extended drain diffusion layer. A main gate region is formed between the source diffusion layer and the drain extended diffusion layer on the substrate. A sub-gate region is formed between the reverse conductive type diffusion layer and the drain diffusion layer and on the extended drain diffusion layer.Type: GrantFiled: November 13, 1998Date of Patent: June 11, 2002Assignee: NEC CorporationInventor: Kenichiro Takahashi
-
Patent number: 6404015Abstract: The invention relates to a SOI deep depletion MOS transistor provided in a thin silicon layer (5) adjoining a surface (4) of a silicon body (3) and insulated from a silicon substrate (7) by a buried oxide layer (6). The channel region (13) of a first conductivity type is provided with at least one and preferably a plurality of zones (16) of the opposite conductivity type adjoining the surface to remove minority carriers from the interface between the channel and the gate oxide (15). The zones (16) extend across the whole thickness of the channel and adjoin the buried oxide at the side of the channel remote from the gate dielectric. Due to this construction, minority carriers are removed also from the rear side of the channel. This enables the transistor to be operative also at high voltages having values at which the substrate and the buried oxide operate as a second gate and as a second gate dielectric, respectively.Type: GrantFiled: December 18, 2000Date of Patent: June 11, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Arnoldus Johannes Maria Emmerik, Rene Paul Zingg, Johannes Van Zwol
-
Patent number: 6388286Abstract: Integrated power semiconductor devices having improved high frequency switching performance, improved edge termination characteristics and reduced on-state resistance include GD-UMOSFET unit cells with upper trench-based gate electrodes and lower trench-based source electrodes. The use of the trench-based source electrode instead of a larger gate electrode reduces the gate-to-drain capacitance (CGD) of the UMOSFET and improves switching speed by reducing the amount of gate charging and discharging current that is needed during high frequency operation.Type: GrantFiled: August 18, 1999Date of Patent: May 14, 2002Assignee: North Carolina State UniversityInventor: Bantval Jayant Baliga
-
Patent number: 6380570Abstract: A semiconductor device which comprises an anode of a first conductivity type; a cathode of a second conductivity type; a device region separating said anode and said cathode, said device region comprises at least a gate dielectric; and an overvoltage control network coupled to the gate dielectric of said device region, wherein said overvoltage control network substantially reduces electrical overstress of said gated device.Type: GrantFiled: April 21, 2000Date of Patent: April 30, 2002Assignee: International Business Machines CorporationInventor: Steven H. Voldman
-
Patent number: 6373118Abstract: In its broadest terms, the invention is an electrostatically shielded and resistively insulated high-value resistor that is implemented using a CMOS resistive sealing layer of a larger CMOS device. In particular, the IC resistor according to the invention uses a substantially continuous, resistive layer to electrically connect the resistor input and output electrodes, which are formed as portions of a top metal layer. The resistive layer itself forms a resistive electrical path between the input and output, isolation of the resistor from other components on the same integrated circuit being provided without patterning of the resistive layer. An output ring portion of the top metal layer is electrically connected to the output electrode and surrounds the input electrode. A grounded shield ring portion of the top metal layer is also preferably included. The shield ring surrounds the output ring portion and forms a first electrostatic shield for the resistor.Type: GrantFiled: August 11, 1999Date of Patent: April 16, 2002Assignee: Lewyn Consulting, Inc.Inventor: Lanny L. Lewyn
-
Patent number: 6359308Abstract: A cellular trench-gate field-effect transistor comprises a field plate (38) on dielectric material (28) in a perimeter trench (18). The dielectric material (28) forms a thicker dielectric layer than the gate dielectric layer (21) in the array trenches (11). The field plate (38) is connected to the source (3) or trench-gate (31) of the transistor and acts inwardly towards the cellular array rather than outwardly towards the body perimeter (15) because of its presence on the inside wall 18a of the trench (18) without acting on any outside wall (18b). The array and perimeter trenches (11,18) are sufficiently closely spaced, and the intermediate areas (4a, 4b) of the drain drift region (4) are sufficiently lowly doped, that the depletion layer (40) formed in the drain drift region (4) in the blocking state of the transistor depletes the whole of these intermediate areas between neighbouring trenches at a voltage less than the breakdown voltage.Type: GrantFiled: July 24, 2000Date of Patent: March 19, 2002Assignee: U.S. Philips CorporationInventors: Erwin A. Hijzen, Raymond J.E. Hueting
-
Patent number: 6346451Abstract: A lateral thin-film Silicon-On-Insulator (SOI) device includes a semiconductor substrate, a buried insulating layer on the substrate and a lateral transistor device in an SOI layer on the buried insulating layer and having a source region of a first conductivity type formed in a body region of a second conductivity type opposite to that of the first. A lateral drift region of a first conductivity type is provided adjacent the body region, and a drain region of the first conductivity type is provided laterally spaced apart from the body region by the drift region. A gate electrode is provided over a part of the body region in which a channel region is formed during operation and extending over a part of the lateral drift region adjacent the body region, with the gate electrode being at least substantially insulated from the body region and drift region by an insulation region.Type: GrantFiled: June 30, 1999Date of Patent: February 12, 2002Assignee: Philips Electronics North America CorporationInventors: Mark Simpson, Theodore Letavic
-
Patent number: 6323527Abstract: At an edge portion of an FS gate electrode (10) beneath a side wall oxide film (106), an FS gate oxide film (101) is thicker. Relative to a surface of a silicon substrate (SB) beneath the FS gate oxide film (101), other surface of the silicon substrate (SB) is retracted. Thus, a MOS transistor with field-shield isolation structure and a method for manufacturing the same can be provided with higher reliability of the gate oxide film.Type: GrantFiled: April 6, 1998Date of Patent: November 27, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 6307232Abstract: A diode having a p+ semiconductor region, an n− drift region and an n+ semiconductor region is formed in an SOI layer. An SiC layer is formed in the bottom surface of a semiconductor layer. Further, a capacitive coupled multiple field plate including conductive layers is formed between cathode and anode electrodes. As a result, a semiconductor device with a lateral high breakdown voltage element having extremely high breakdown voltage which is never restricted by electric field concentration in the surface of the SOI layer can be achieved.Type: GrantFiled: November 25, 1997Date of Patent: October 23, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hajime Akiyama, Yoichiro Tarui
-
Publication number: 20010017400Abstract: Expansion promotion means (24) for more efficiently promoting the expansion of the depletion layer (19) than the electrically insulating film (14) having a suppressor electrode layer (20) buried therein is arranged between narrow portions (23b) of the suppressor electrode layer to control the expansion of the depletion layer (19), by which arrangement the spacing s between the narrow portions (23b) can be reduced without decreasing the field reducing effect of the field reduction means, which contains the suppressor electrode layer.Type: ApplicationFiled: December 13, 2000Publication date: August 30, 2001Inventors: Katsuhito Sasaki, Isao Kimura, Mamoru Ishikiriyama
-
Patent number: 6246086Abstract: A lower electrode of a capacitor is formed by a cylindrical conductive film and a pillar shaped conductive film disposed coaxially within the cylindrical conductive film. Consequently, in this capacitor, even if a plane area of the lower electrode is so small that double cylinder type cannot be realized, opposing area of the lower electrode and upper electrode is larger as compared to a structure in which the lower electrode is of single cylinder type. This invention proposes such a capacitor and a method of manufacturing thereof. As a result, it is possible to increase electric storage capacity if the plane area of the capacitor is the same and further miniaturize the capacitor if the electric storage capacity is the same.Type: GrantFiled: August 24, 1998Date of Patent: June 12, 2001Assignee: Sony CorporationInventor: Michitaka Kubota
-
Patent number: 6246101Abstract: An isolation structure capable of preventing deterioration of breakdown voltage of a semiconductor device is obtained. The isolation structure, positioned between first and second conductive regions formed on a major surface of a semiconductor substrate for electrically insulating the first and second conductive regions from each other, includes a first conductor formed on a position deeper than the major surface of the semiconductor substrate, an insulator positioned in a direction opposite to that of the position of the first conductive region as viewed from the first conductor and formed on a position deeper than the major surface of the semiconductor substrate and a second conductor positioned in a direction opposite to that of the position of the first conductor as viewed from the insulator and formed on a position deeper than the major surface of the semiconductor substrate.Type: GrantFiled: December 14, 1998Date of Patent: June 12, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hajime Akiyama
-
Patent number: 6242786Abstract: A field shield portion consisting of a kind of transistor is formed to electrically insulate an NMOS region of a memory cell from other regions. The field shield portion includes a field shield gate electrode layer, a p type region and a gate insulating film. Threshold value of this transistor is set higher than the power supply voltage, and field gate electrode layer thereof is in a floating state. It is unnecessary to provide a contact portion for applying a prescribed voltage at field shield gate electrode layer. Therefore, the region for forming the contact portion in field shield gate electrode layer can be reduced. As a result, a semiconductor device of which layout area is reduced, is provided.Type: GrantFiled: December 17, 1998Date of Patent: June 5, 2001Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoshiki Wada, Hirotada Kuriyama, Kimio Ueda, Koichiro Mashiko, Hiroaki Suzuki
-
Patent number: 6239475Abstract: The present invention relates to a vertical bipolar power transistor primarily intended for radio frequency applications and to a method for manufacturing, the bipolar power transistor. The power transistor comprises a substrates, a collector layer of a first conductivity type on the substrate, a base of a second conductivity type electrically connected to the collector layer, an emitter of the first conductivity type electrically connected to the base, the base and the emitter each being electrically connected to a metallic interconnecting layer, the interconnecting layers being at least in parts separated from the collector layer by an insulation oxide. According to the invention the power transistor substantially comprises a field shield electrically connected to the emitter, and located between the metallic interconnecting layer of the base and the insulation oxide.Type: GrantFiled: March 13, 2000Date of Patent: May 29, 2001Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Ted Johansson, Larry Clifford Leighton
-
Patent number: 6218696Abstract: A memory device having vertical transistors in accordance with the present invention includes an active area pad isolated from adjacent active area pads on all sides and having a set of trench capacitors associated therewith. The set of trench capacitors are coupled to the active area pad through vertical transistors. The active area pad is configured to connect the set of trench capacitors to a first contact. A gate conductor pad is disposed between a set of active area pads and adapted to activate at least one vertical transistor in each active area pad adjacent to the gate conductor pad. Each gate conductor pad is activated by a second contact such that when the gate conductor pad is activated through the second contact the at least one vertical transistor in each active area pad conducts to provide access to the trench capacitors and transfers a state between the first contact and the trench capacitors.Type: GrantFiled: June 7, 1999Date of Patent: April 17, 2001Assignee: Infineon Technologies North America Corp.Inventor: Roland Radius
-
Patent number: 6215152Abstract: A MOSFET has a buried shield plate under the gate and over the drain with the gate being formed on the periphery of the buried shield plate as a self-aligned structure with minimal or no overlap of the gate over the shield plate. Methods of fabricating the MOSFET are disclosed.Type: GrantFiled: August 5, 1998Date of Patent: April 10, 2001Assignee: CREE, Inc.Inventor: Francois Hebert
-
Patent number: 6215167Abstract: A power semiconductor device having an breakdown voltage improving structure and a manufacturing method thereof are provided. A collector region and a base region create a pn junction between them. At least one accelerating region of the same conductivity type as the collector region is formed spaced from the pn junction and at a dose higher than that of the collector region. A field plate overlaps the pn junction and the accelerating region. The field plate has an edge portion that extends past the accelerating region. When a voltage of a reverse direction is applied to the pn junction, an electric field becomes concentrated on the accelerating region as well as on the pn junction and on the edge portion of the field plate. This increases an electric field distribution area and thus also increases the breakdown voltage.Type: GrantFiled: May 19, 1998Date of Patent: April 10, 2001Assignee: Samsung Electronics Co., Ltd.Inventor: Chan-ho Park
-
Patent number: 6198126Abstract: A high voltage semiconductor device is provided with a p layer which forms a main pn-junction, a plurality of p layers which surround the p layer in a ring form, a ring-like n+ layer which further surrounds those p layers, forward field plates extending in the peripheral direction and reverse field plates extending in the inside direction, the field plates being in contact at a low resistance with the p and n+ layers and reaching the surface of an n− layer through an insulating film, the area of the field plates being not less than one half of the n− surface. This arrangement is particularly effective in stabilizing the blocking voltage of a high voltage semiconductor device which is used in a severe environment, and is very effective in improving the reliability of a high voltage control unit.Type: GrantFiled: November 12, 1998Date of Patent: March 6, 2001Assignee: Hitachi, Ltd.Inventors: Mutsuhiro Mori, Yasumichi Yasuda, Hiromi Hosoya
-
Patent number: 6172400Abstract: A MOS transistor including a gate electrode on a gate oxide over a channel region between a source region and a drain region also includes a shield electrode at least partially on the gate oxide adjacent to, self-aligned with, and at least partially coplanar with the gate electrode and between the gate electrode and drain region. Placing the shield electrode on the gate oxide improves the gate-drain shielding, reduces the gate-drain capacitance, Cgd, and reduces hot electron related reliability hazard.Type: GrantFiled: August 25, 1998Date of Patent: January 9, 2001Assignee: Spectrian CorporationInventors: Sze Him Ng, Francois Hebert
-
Patent number: 6166418Abstract: A high-voltage SOI thin-film transistor includes a semiconductor thin film of a first conductivity type which is embedded in an insulator layer disposed on a semiconductor body. The semiconductor thin film includes a drain zone and a source zone, both having a second conductivity type opposite the first conductivity type. A gate electrode is also provided in the insulator layer. Field plates are disposed obliquely in the insulator layer between the gate electrode and the drain zone, in such a way that their spacing from the semiconductor thin film increases with increasing distance from the gate electrode. Highly doped zones of the second conductivity type in the semiconductor thin film are associated with the field plates, so that when a space charge zone is propagating from the source zone, a voltage at the various field plates stops changing and remains the same.Type: GrantFiled: August 16, 1999Date of Patent: December 26, 2000Assignee: Infineon Technologies AGInventor: Jenoe Tihanyi
-
Patent number: 6144080Abstract: A semiconductor integrated circuit has P-channel active MOSFETs and N-channel active MOSFETs formed in a semiconductor substrate. In order to electrically isolate the active MOSFETs, the semiconductor integrated circuit has P-channel field shield MOS devices and N-channel field shield MOS devices. The P-channel field shield MOS devices have field shield electrodes which are laid on regions between impurity diffusion regions of the P-channel active MOSFETs. The N-channel field shield MOS devices have field shield electrodes which are laid on regions between impurity diffusion regions of N-channel active MOSFETs. A P-channel field shield voltage, which is higher than a power supply voltage of the semiconductor integrated circuit, is supplied to the field shield electrodes of the P-channel field shield MOS device to turn the P-channel field shield MOS devices to an OFF-state to electrically isolate the P-channel active MOSFETs.Type: GrantFiled: April 29, 1996Date of Patent: November 7, 2000Assignee: Nippon Steel Semiconductor CorporationInventors: Toshio Wada, Yoji Hata
-
Patent number: 6144070Abstract: A transistor including a source region 506 in a semiconductor body 502; a bulk region 508 in the semiconductor body adjacent the source region; a drain region in the semiconductor body adjacent the bulk region but opposite the source region, the drain region including doped regions 504,514 of n and p dopant types; and a field plate 516 formed over the semiconductor body adjacent the drain region between the drain region and the bulk region.Type: GrantFiled: August 28, 1998Date of Patent: November 7, 2000Assignee: Texas Instruments IncorporatedInventors: Joseph A. Devore, Ross E. Teggatz, David J. Baldwin
-
Patent number: 6133617Abstract: Disclosed is a high breakdown voltage semiconductor device comprising a semiconductor substrate, an active layer consisting of a high resistivity semiconductor layer of a first conductivity type formed on the substrate with an insulating layer interposed therebetween, a first impurity region of the first conductivity type formed within the active layer, a second impurity region of a second conductivity type formed within the active layer, a third impurity region of the second conductivity type formed within the second impurity region and having a high impurity concentration, a first electrode being in ohmic contact with the first impurity region and the fourth impurity region, and a second electrode being in Schottky contact with the second impurity region and in ohmic contact with the third impurity region.Type: GrantFiled: September 10, 1999Date of Patent: October 17, 2000Assignee: Kabushiki Kaisha ToshibaInventors: Keizo Hirayama, Hideyuki Funaki, Fumito Suzuki, Akio Nakagawa
-
Patent number: 6100571Abstract: A field control electrode 9 is formed over an insulating film 6 on a channel layer 2, between a gate electrode 5 and a drain electrode 8. Tantalum oxide (Ta.sub.2 O.sub.5), for example, may be used as the material for the insulating film 6.Type: GrantFiled: June 7, 1999Date of Patent: August 8, 2000Assignee: NEC CorporationInventors: Masashi Mizuta, Masaaki Kuzuhara, Yasunobu Nashimoto, Kazunori Asano, Yosuke Miyoshi, Yasunori Mochizuki
-
Patent number: 6100572Abstract: A termination structure for semiconductor devices and a process for fabricating the termination structure are described and include a layer of amorphous silicon for passivating and terminating the device junctions. The layer of amorphous silicon is deposited atop the metal contact and atop and overlying insulation layer and expose the source pad. A layer of silicon nitride may be deposited atop the layer of amorphous silicon. The layer of amorphous silicon minimizes gate leakage.Type: GrantFiled: March 20, 1997Date of Patent: August 8, 2000Assignee: International Rectifier Corp.Inventor: Daniel M. Kinzer