With Single Crystal Insulating Substrate (e.g., Sapphire) Patents (Class 257/507)
-
Patent number: 8217488Abstract: A method for enhancing light extraction efficiency of GaN light emitting diodes is disclosed. By cutting off a portion from each end of bottom of a sapphire substrate or forming depressions on the bottom of the substrate and forming a reflector, light beams emitted to side walls of the substrate can be guided to the light emitting diodes.Type: GrantFiled: July 19, 2010Date of Patent: July 10, 2012Assignee: Walsin Lihwa CorporationInventors: Shiue-Lung Chen, Jeng-Guo Feng, Jang-Ho Chen, Ching-Hwa Chang Jean
-
Publication number: 20120161276Abstract: The present invention provides semiconductor devices and methods for fabricating the same, in which superior dielectric termination of drift regions is accomplished by a plurality of intersecting trenches with intermediate semiconductor islands. Thus, a deep trench arrangement can be achieved without being restricted by the overall width of the isolation structure.Type: ApplicationFiled: May 22, 2009Publication date: June 28, 2012Inventors: Deb Kumar Pal, Alexander Hoelke, Pei Shan Chua, Gopalakrishnan Kulathu Sankar, Kia Yaw Kee, Yang Hao, Uta Kuniss
-
Publication number: 20120161277Abstract: Semiconductor devices and semiconductor device manufacturing methods. The semiconductor device manufacturing methods may form a memory cell having a silicon on insulator (SOI) structure only in one or more localized regions of a bulk semiconductor substrate by use selective etching. Accordingly, a different bias voltage may be applied to a peripheral device than to a memory cell having the SOI structure.Type: ApplicationFiled: March 5, 2012Publication date: June 28, 2012Inventors: Won-joo KIM, Sang-moo Choi, Tae-hee Lee, Yoon-dong Park
-
Publication number: 20120126362Abstract: A bonded SOS substrate having a semiconductor film on or above a surface of a sapphire substrate is obtained by a method with the steps of implanting ions from a surface of a semiconductor substrate to form an ion-implanted layer; activating at least a surface from which the ions have been implanted; bonding the surface of the semiconductor substrate and the surface of the sapphire substrate at a temperature of 50° C. to 350° C.; heating the bonded substrates at a maximum temperature from 200° C. to 350° C. to form a bonded body; and irradiating visible light from a sapphire substrate side or a semiconductor substrate side to the ion-implanted layer of the semiconductor substrate for embrittling an interface of the ion-implanted layer, while keeping the bonded body at a temperature higher than the temperature at which the surfaces of the semiconductor substrate and the sapphire substrate were bonded.Type: ApplicationFiled: May 25, 2010Publication date: May 24, 2012Applicant: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Shoji Akiyama, Atsuo Ito, Yuji Tobisaka, Makoto Kawai
-
Publication number: 20120119323Abstract: A method of making bonded SOS substrate with a semiconductor film on or above a sapphire substrate by implanting ions from a surface of the semiconductor substrate to form an ion-implanted layer; activating at least a surface of one of the sapphire substrate and the semiconductor substrate from which the ions have been implanted; bonding the surface of the semiconductor substrate and the surface of the sapphire substrate at a temperature of from 50° C. to 350° C.; heating the bonded substrates at a maximum temperature of from 200° C. to 350° C.; and irradiating visible light from a sapphire substrate side or a semiconductor substrate side to the ion-implanted layer of the semiconductor substrate to make the interface of the ion-implanted layer brittle at a temperature of the bonded body higher than the temperature at which the surfaces were bonded, to transfer the semiconductor film to the sapphire substrate.Type: ApplicationFiled: May 25, 2010Publication date: May 17, 2012Applicant: Shin-etsu Chemical Co., Ltd.Inventors: Shoji Akiyama, Atsuo Ito, Yuji Tobisaka, Makoto Kawai
-
Publication number: 20120098087Abstract: Solutions for forming an extremely thin semiconductor-on-insulator (ETSOI) layer. In one embodiment, a method includes providing a wafer including a plurality of semiconductor-on-insulator (SOI) layer regions separated by at least one shallow trench isolation (STI); amorphizing the plurality of SOI layer regions by implanting the plurality of SOI layer regions with an implant species; and removing a portion of the amorphized SOI layer region to form at least one recess in the amorphized SOI layer region.Type: ApplicationFiled: January 3, 2012Publication date: April 26, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wagdi W. Abadeer, Lilian Kamal, Kiran V. Chatty, Jason E. Cummings, Toshiharu Furukawa, Robert J. Gauthier, JR., Jed H. Rankin, Robert R. Robison, William R. Tonti
-
Patent number: 8159031Abstract: An improved semiconductor-on-insulator (SOI) substrate is provided, which contains a patterned buried insulator layer at varying depths. Specifically, the SOI substrate has a substantially planar upper surface and comprises: (1) first regions that do not contain any buried insulator, (2) second regions that contain first portions of the patterned buried insulator layer at a first depth (i.e., measured from the planar upper surface of the SOI substrate), and (3) third regions that contain second portions of the patterned buried insulator layer at a second depth, where the first depth is larger than the second depth. One or more field effect transistors (FETs) can be formed in the SOI substrate. For example, the FETs may comprise: channel regions in the first regions of the SOI substrate, source and drain regions in the second regions of the SOI substrate, and source/drain extension regions in the third regions of the SOI substrate.Type: GrantFiled: February 22, 2010Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Zhijiong Luo, Haining S. Yang
-
Publication number: 20110298084Abstract: A method for manufacturing a semiconductor element of the present invention, has: a laser irradiation step of focusing a pulsed laser beam inside of a substrate constituting a wafer, thereby forming a plurality of isolated processed portions along an intended dividing line inside of the substrate, and creating a fissure that runs from the processed portions at least to the surface of the substrate and links adjacent processed portions; and a wafer division step of dividing the wafer along the intended dividing line.Type: ApplicationFiled: February 4, 2010Publication date: December 8, 2011Applicant: NICHIA CORPORATIONInventor: Hiroaki Tamemoto
-
Publication number: 20110291169Abstract: A structural alternative to retro doping to reduce transistor leakage is provided by providing a liner in a trench, undercutting a conduction channel region in an active semiconductor layer, etching a side, corner and/or bottom of the conduction channel where the undercut exposes semiconductor material in the active layer and replacing the removed portion of the conduction channel with insulator. This shaping of the conduction channel increases the distance to adjacent circuit elements which, if charged, could otherwise induce a voltage and cause a change in back-channel threshold in regions of the conduction channel and narrows and reduces cross-sectional area of the channel where the conduction in the channel is not well-controlled; both of which effects significantly reduce leakage of the transistor.Type: ApplicationFiled: June 1, 2010Publication date: December 1, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph Ervin, Jeffrey B. Johnson, Paul C. Parries, Chengwen Pei, Geng Wang, Yanli Zhang
-
Patent number: 8033011Abstract: A method for mounting a thinned semiconductor wafer on a carrier substrate for further processing is disclosed. The method consists of a series of steps, which is based on providing a frame with a double-side tape to mount the thinned wafer on the carrier substrate. The frame is used to support the double-side tape and can be designed to fit the conventional production line for holding, picking and transferring wafers. The carrier substrate can be a sapphire substrate, a quartz substrate or other substrates that can sustain further processing, such as thermal treatments and/or chemical etchings. The method of the present invention not only prevents possible damages to the highly brittle chip after wafer thinning, but also fits the conventional production line for processing semiconductor wafers.Type: GrantFiled: August 7, 2008Date of Patent: October 11, 2011Assignee: Win Semiconductors Corp.Inventors: Jason Chou, Chang-Hwang Hua, Ping-Wei Chen, Sen Yang
-
Publication number: 20110186959Abstract: A method and structure for a semiconductor device, the device including a handle wafer, a diamond layer formed directly on a front side of the handle wafer, and a thick oxide layer formed directly on a back side of the handle wafer, the oxide of a thickness to counteract tensile stresses of the diamond layer. Nitride layers are formed on the outer surfaces of the diamond layer and thick oxide layer and a polysilicon is formed on outer surfaces of the nitride layers. A device wafer is bonded to the handle wafer to form the semiconductor device.Type: ApplicationFiled: September 22, 2010Publication date: August 4, 2011Inventors: Rick C. Jerome, Francois Hebert, Craig McLachlan, Kevin Hoopingarner
-
Publication number: 20110186942Abstract: A method comprising: providing at least one first diamond film comprising polycrystalline diamond, e.g., nanocrystalline or ultrananocrystalline diamond, disposed on a substrate, wherein the first diamond film comprises a surface comprising diamond asperities and having a first diamond film thickness, removing asperities from the first diamond film to form a second diamond film having a second diamond film thickness, wherein the second thickness is either substantially the same as the first thickness, or the second thickness is about 100 nm or less thinner than the first diamond film thickness, optionally patterning the second diamond film to expose substrate regions and, optionally, depositing semiconductor material on the exposed substrate regions, and depositing a solid layer on the second diamond film to form a first layered structure.Type: ApplicationFiled: January 31, 2011Publication date: August 4, 2011Inventors: Charles West, John Carlisle, James Netzel, Ian Wylie, Neil Kane
-
Publication number: 20110186840Abstract: A method and structure for a semiconductor device including a thin nitride layer formed between a diamond SOI layer and device silicon layer to block diffusion of ions and improve lifetime of the device silicon.Type: ApplicationFiled: March 9, 2010Publication date: August 4, 2011Inventors: Rick C. Jerome, Francois Hebert, Craig McLachlan, Kevin Hoopingarner
-
Publication number: 20110147883Abstract: Disclosed is a method for forming a buried material layer in a semiconductor body, and a semiconductor arrangement including a buried material layer.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Applicant: Infineon Technologies Austria AGInventors: Hans-Joachim Schulze, Anton Mauder, Helmut Strack
-
Patent number: 7956414Abstract: A semiconductor substrate comprising: a semiconductor base; dielectric layers of mutually different film thicknesses formed on the semiconductor base; and semiconductor layers of mutually different film thicknesses formed on the dielectric layers.Type: GrantFiled: March 6, 2008Date of Patent: June 7, 2011Assignee: Seiko Epson CorporationInventor: Juri Kato
-
Publication number: 20110108944Abstract: A nitride semiconductor free-standing substrate includes a diameter of not less than 40 mm, a thickness of not less than 100 ?m, a dislocation density of not more than 5×106/cm2, an impurity concentration of not more than 4×1019/cm3, and a nanoindentation hardness of not less than 19.0 GPa at a maximum load in a range of not less than 1 mN and not more than 50 mN.Type: ApplicationFiled: November 19, 2009Publication date: May 12, 2011Applicant: HITACHI CABLE, LTD.Inventor: Hajime Fujikura
-
Patent number: 7928005Abstract: A method of forming multiple conductive structures in a semiconductor device includes forming spacers adjacent side surfaces of a mask, where the mask and the spacers are formed on a conductive layer. The method also includes etching at least one trench in a portion of the conductive layer not covered by the spacers or the mask. The method may further include depositing a material over the semiconductor device, removing the mask and etching the conductive layer to remove portions of the conductive layer not covered by the spacers or the material, where remaining portions of the conductive layer form the conductive structures.Type: GrantFiled: September 27, 2005Date of Patent: April 19, 2011Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Michael Brennan, Scott Bell
-
Publication number: 20110042781Abstract: The invention is related to a chip package including: a semiconductor substrate having at least one bonding pad region and at least one device region, wherein the semiconductor substrate includes a plurality of heavily doped regions in the bonding pad region, and two of the heavily doped regions are insulatively isolated; a plurality of conductive pad structures disposed over the bonding pad region; at least one opening disposed at a sidewall of the chip package to expose the heavily doped regions; and a conductive pattern disposed in the opening to electrically contact with the heavily doped region.Type: ApplicationFiled: August 18, 2010Publication date: February 24, 2011Inventor: Chien-Hung LIU
-
Patent number: 7888738Abstract: Embodiments of the present invention provide a microelectronic structure including a conductive element contacting a bulk semiconductor region of a substrate, the bulk semiconductor region being separated from a semiconductor-on-insulator (“SOI”) layer of the substrate by a buried dielectric layer.Type: GrantFiled: January 12, 2010Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Amanda L. Tessier, Brian L. Tessier, Bryant C. Colwill
-
Patent number: 7880231Abstract: A method and the resultant memory is described for forming an array of floating body memory cells and logic transistors on an SOI substrate. The floating bodies for the cells are formed over the buried oxide, the transistors in the logic section are formed in the bulk silicon.Type: GrantFiled: September 16, 2009Date of Patent: February 1, 2011Assignee: Intel CorporationInventor: Peter L. D. Chang
-
Publication number: 20110012199Abstract: Embodiments of the present invention provide for the dissipation of heat from semiconductor-on-insulator (SOI) structures. In one embodiment, a method for fabricating an integrated circuit is disclosed. In a first step, active circuitry is formed in an active layer of a SOI wafer. In a second step, substrate material is removed from a substrate layer disposed on a back side of the SOI wafer. In a third step, insulator material is removed from the back side of the SOI wafer to form an excavated insulator region. In a fourth step, a thermal dissipation layer is deposited on said excavated insulator region. The thermal dissipation layer is thermally conductive and electrically insulating.Type: ApplicationFiled: July 14, 2010Publication date: January 20, 2011Applicant: IO SEMICONDUCTOR, INC.Inventors: Paul A. Nygaard, Stuart B. Molin, Michael A. Stuber
-
Publication number: 20110012669Abstract: Embodiments of the present invention provide for the removal of excess carriers from the body of active devices in semiconductor-on-insulator (SOI) structures. In one embodiment, a method of fabricating an integrated circuit is disclosed. In one step, an active device is formed in an active layer of a semiconductor-on-insulator wafer. In another step, substrate material is removed from a substrate layer disposed on a back side of the SOI wafer. In another step, an insulator material is removed from a back side of the SOI wafer to form an excavated insulator region. In another step, a conductive layer is deposited on the excavated insulator region. Depositing the conductive layer puts it in physical contact with a body of an active device in a first portion of the excavated insulator region. The conductive layer then couples the body to a contact in a second detached portion of the excavated insulator region.Type: ApplicationFiled: July 14, 2010Publication date: January 20, 2011Applicant: IO SEMICONDUCTOR, INC.Inventors: Michael A. Stuber, Stuart B. Molin, Paul A. Nygaard
-
Patent number: 7863606Abstract: The present invention provides semiconductor-on-diamond devices, and methods for the formation thereof. In one aspect, a mold is provided which has an interface surface configured to inversely match a configuration intended for the device surface of a diamond layer. An adynamic diamond layer is then deposited upon the diamond interface surface of the mold, and a substrate is joined to the growth surface of the adynamic diamond layer. At least a portion of the mold can then be removed to expose the device surface of the diamond which has received a shape which inversely corresponds to the configuration of the mold's diamond interface surface. The mold can be formed of a suitable semiconductor material which is thinned to produce a final device. Optionally, a semiconductor material can be coupled to the diamond layer subsequent to removal of the mold.Type: GrantFiled: October 22, 2007Date of Patent: January 4, 2011Inventor: Chien-Min Sung
-
Publication number: 20100327397Abstract: This method for manufacturing a SIMOX wafer includes: forming a mask layer on one surface side of a silicon single crystal wafer, which has an opening on a region where a BOX layer is to be formed; implanting oxygen ions through the opening of the mask layer into the silicon single crystal wafer to a predetermined depth, and locally forming an oxygen implantation region; annealing the silicon single crystal wafer with the mask layer, and oxidizing the oxygen implantation region so as to form the BOX layer; and removing a coated oxide film that covers the whole silicon single crystal wafer which is formed in the annealing of the silicon single crystal wafer, wherein the mask layer has a lamination comprising an oxide film and either one or both of a polysilicon film and an amorphous silicon film.Type: ApplicationFiled: June 24, 2010Publication date: December 30, 2010Applicant: SUMCO CORPORATIONInventor: Tetsuya NAKAI
-
Publication number: 20100301448Abstract: Provided is a semiconductor and a method for forming the same. The method includes forming a buried insulating layer locally in a substrate. The substrate is etched to form an opening exposing the buried insulating layer, and a silicon pattern spaced in at least one direction from the substrate is formed on the buried insulating layer. A first insulating layer is formed to enclose the silicon pattern.Type: ApplicationFiled: July 30, 2010Publication date: December 2, 2010Applicant: Electronics and Telecommunications Research InstituteInventors: O-Kyun KWON, Dong-Woo Suh, Junghyung Pyo, Gyung-Ock Kim
-
Publication number: 20100289115Abstract: An oxide film having a thickness “tox” of not less than 0.2 ?m is provided on the bonding surface of a single-crystal silicon substrate. In a method for manufacturing an SOI substrate according to the present invention, a low-temperature process is employed to suppress the occurrence of thermal strain attributable to a difference in the coefficient of thermal expansion between the silicon substrate and a quartz substrate. To this end, the thickness “tox” of the oxide film is set to a large value of not less than 0.2 ?m to provide sufficient mechanical strength to the thin film to be separated and, at the same time, to allow strain to be absorbed in and relaxed by the relatively thick oxide film to suppress the occurrence of transfer defects during the step of separation.Type: ApplicationFiled: February 8, 2007Publication date: November 18, 2010Applicant: Shin-Etsu Chemical Co.,Ltd.Inventors: Shoji Akiyama, Yoshihiro Kubota, Atsuo Ito, Koichi Tanaka, Makoto Kawai, Yuuji Tobisaka
-
Publication number: 20100289029Abstract: An epitaxial substrate having preferable two dimensional electron gas characteristic and contact characteristic is provided in the present invention. A channel layer is formed on a base substrate with GaN. A spacer layer is formed on the channel layer with AlN. A barrier layer is formed on the spacer layer with group III nitride having a composition of InXAlyGazN (wherein x+y+z=1) and at least including In, Al, and Ga such that the composition of the barrier layer is within the range surrounded with four lines defined in accordance with the composition on a ternary phase diagram with InN, AlN, and GaN as vertexes.Type: ApplicationFiled: April 26, 2010Publication date: November 18, 2010Applicant: NGK Insulators, Ltd.Inventors: Mikiya ICHIMURA, Makoto Miyoshi, Mitsuhiro Tanaka
-
Publication number: 20100270618Abstract: The present invention provides a production method of a semiconductor device, capable of improving surface flatness of a semiconductor chip formed on a semiconductor substrate and thereby suppressing a variation in electrical characteristics of the semiconductor chip transferred onto a substrate with an insulating surface, and further capable of improving production yield.Type: ApplicationFiled: October 14, 2008Publication date: October 28, 2010Inventors: Michiko Takei, Yutaka Takafuji, Yasumori Fukushima, Kazuhide Tomiyasu, Steven Roy Droes
-
Publication number: 20100264445Abstract: A semiconductor light emitting device including a substrate, an electrode and a light emitting region is provided. The substrate may have protruding portions formed in a repeating pattern on substantially an entire surface of the substrate while the rest of the surface may be substantially flat. The cross sections of the protruding portions taken along planes orthogonal to the surface of the substrate may be semi-circular in shape. The cross sections of the protruding portions may in alternative be convex in shape. A buffer layer and a GaN layer may be formed on the substrate.Type: ApplicationFiled: June 30, 2010Publication date: October 21, 2010Applicant: Nichia CorporationInventors: Isamu NIKI, Motokazu Yamada, Masahiko Sano, Shuji Shioji
-
Patent number: 7816264Abstract: A wafer processing method having a step of reducing the thickness of a wafer in only a device forming area where semiconductor chips are formed by grinding and etching the back side of the wafer to thereby form a recess on the back side of the wafer. At the same time, an annular projection is formed around the recess to thereby ensure the rigidity of the wafer. Accordingly, handling in shifting the wafer from the back side recess forming step to a subsequent step of forming a back side rewiring layer can be performed safely and easily.Type: GrantFiled: July 7, 2008Date of Patent: October 19, 2010Assignee: Disco CorporationInventors: Keiichi Kajiyama, Kazuhisa Arai
-
Publication number: 20100243989Abstract: A semiconductor device includes a substrate, a superlattice buffer layer that is formed on the substrate and is composed of first AlxGa1-xN layers and second AlxGa1-xN layers having an Al composition greater than that of the first AlxGa1-xN layers, the first and second AlxGa1-xN layers being alternately stacked one by one, both the Al compositions of the first and second AlxGa1-xN layers being greater than 0.3, and a difference in Al composition between the first and second AlxGa1-xN layers being greater than 0 and smaller than 0.6.Type: ApplicationFiled: March 25, 2010Publication date: September 30, 2010Applicant: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventors: Isao Makabe, Ken Nakata
-
Publication number: 20100244185Abstract: The present invention provides a semiconductor device, a single-crystal semiconductor thin film-including substrate, and production methods thereof, each allowing single-crystal semiconductor thin film-including single-crystal semiconductor elements produced by being transferred onto a low heat resistant insulating substrate to have enhanced transistor characteristics. The present invention is a production method of a semiconductor device including single-crystal semiconductor thin film-including single-crystal semiconductor elements on an insulating substrate, the production method including the successive steps of a first heat treatment step and a second heat treatment step, wherein in the first heat treatment step, a single-crystal semiconductor thin film undergoes a heat treatment at lower than 650° C.Type: ApplicationFiled: October 22, 2008Publication date: September 30, 2010Applicant: SHARP KABUSHIKI KAISHAInventors: Yutaka Takafuji, Yasumori Fukushima, Kenshi Tada, Kazuo Nakagawa, Shin Matsumoto, Kazuhide Tomiyasu
-
Publication number: 20100244136Abstract: The present invention provides a semiconductor device, a single-crystal semiconductor thin film-including substrate, and production methods thereof, each allowing single-crystal semiconductor thin film-including single-crystal semiconductor elements produced by being transferred onto a low heat resistant insulating substrate to have enhanced transistor characteristics and a reduced wiring resistance. The present invention is a production method of a semiconductor device including single-crystal semiconductor thin film-including single-crystal semiconductor elements on an insulating substrate, the production method including a heat treatment step of subjecting a single-crystal semiconductor thin film to a heat treatment at 650° C. or higher, the single-crystal semiconductor thin film including at least part of each one of single-crystal semiconductor elements and boded to an intermediate substrate with a heat-resistant temperature higher than that of the insulating substrate.Type: ApplicationFiled: October 22, 2008Publication date: September 30, 2010Applicant: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Kazuo Nakagawa, Yasumori Fukushima, Kazuhide Tomiyasu, Michiko Takei
-
Publication number: 20100237458Abstract: A semiconductor device and a method for manufacturing thereof are provided. The method includes a step of forming a first insulating film containing silicon and oxygen as its composition over a single-crystal semiconductor substrate, a step of forming a second insulating film containing silicon and nitrogen as its composition over the first insulating film, a step of irradiating the second insulating film with first ions to form a separation layer in the single-crystal semiconductor substrate, a step of irradiating the second insulating film with second ions so that halogen is contained in the first insulating film, and a step of performing heat treatment to separate the single-crystal semiconductor substrate with a single-crystal semiconductor film left over the supporting substrate.Type: ApplicationFiled: June 2, 2010Publication date: September 23, 2010Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Tetsuya KAKEHATA
-
Publication number: 20100230674Abstract: The invention relates to a method for forming microcavities (118) of different depths in a layer (102) based on at least an amorphous or monocrystalline material, comprising at least the following steps in which: at least one shaft and/or trench is formed in the layer (102) so as to extend through one face (101) thereof, such that two sections of the shaft and/or the trench, in two different planes parallel to the face (101), are aligned in relation to one another along an alignment axis forming a non-zero angle with a normal to the plane of said face (101); and the layer (102) is annealed in a hydrogenated atmosphere so as to transform the shaft and/or trench into at least two microcavities (118).Type: ApplicationFiled: December 20, 2007Publication date: September 16, 2010Applicant: COMMISSARIATE A L'ENERGIE ATOMIQUEInventors: Jean-Charles Barbe, Erwan Dornel, Francois De Crecy, Joel Eymery
-
Publication number: 20100219719Abstract: An efficient strain-inducing mechanism may be provided on the basis of a piezoelectric material so that performance of different transistor types may be enhanced by applying a single concept. For example, a piezoelectric material may be provided below the active region of different transistor types and may be appropriately connected to a voltage source so as to obtain a desired type of strain.Type: ApplicationFiled: February 24, 2010Publication date: September 2, 2010Inventors: Stephan Kronholz, Maciej Wiatr
-
Patent number: 7772648Abstract: The present invention includes a silicon-on-insulator (SOI) wafer that enhances certain performance parameters by increasing silicon device layer and insulator layer thicknesses and increasing silicon handle wafer resistivity. By increasing the silicon device layer thickness, effects of the floating body problem may be significantly reduced. By increasing the insulator layer thickness and the silicon handle wafer resistivity, influences from the silicon handle wafer on devices formed using the silicon device layer may be significantly reduced. As a result, standard tools, methods, and processes may be used.Type: GrantFiled: September 12, 2007Date of Patent: August 10, 2010Assignee: RF Micro Devices, Inc.Inventors: Tony Ivanov, Julio Costa, Michael Carroll, Thomas Gregory McKay, Christian Rye Iversen
-
Publication number: 20100193893Abstract: A semiconductor circuit in a semiconductor body and a wafer bonding method for connecting the semiconductor circuit to another substrate, in which a diode is realized in a laminar structure. The semiconductor circuit is connected to the terminals of the diode by means of that extend through the semiconductor body.Type: ApplicationFiled: May 23, 2006Publication date: August 5, 2010Inventors: Gerald Meinhardt, Franz Schrank, Verena Vescoli
-
Publication number: 20100193900Abstract: A base is formed of a material, such as SiC, having mechanical characteristics higher than those of silicon for forming a semiconductor layer, and the base and the semiconductor layer are bonded through an insulating layer. After bonding, an SOI substrate is formed by mechanically separating the semiconductor layer from the base, and the separated semiconductor layer is reused for forming the subsequent SOI substrate. Thus, a large SOI substrate having a diameter of 400 mm or more, which has been difficult to obtain by conventional methods, can be obtained.Type: ApplicationFiled: February 25, 2008Publication date: August 5, 2010Applicant: NATIONAL UNIVERSITY CORPORATION TOHOKU UNIVERSITYInventors: Tadahiro Ohmi, Akinobu Teramoto, Sumio Sano, Makoto Yoshimi
-
Publication number: 20100187607Abstract: A semiconductor wafer structure for manufacturing integrated circuit devices includes a bulk substrate; a lower insulating layer formed on the bulk substrate, the lower insulating layer formed from a pair of separate insulation layers having a bonding interface therebetween; an electrically conductive layer formed on the lower insulating layer, the electrically conductive layer further having one or more shallow trench isolation (STI) regions formed therein; an etch stop layer formed on the electrically conductive layer and the one or more STI regions; an upper insulating layer formed on the etch stop layer; and a semiconductor layer formed on the upper insulating layer. A subsequent active area level STI scheme, in conjunction with front gate formation over the semiconductor layer, is also disclosed.Type: ApplicationFiled: March 31, 2010Publication date: July 29, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert H. Dennard, David R. Greenberg, Amlan Majumdar, Leathen Shi, Jeng-Bang Yau
-
Publication number: 20100155882Abstract: The invention relates to a method for bonding two substrates by applying an activation treatment to at least one of the substrates, and performing the contacting step of the two substrates under partial vacuum. Due to the combination of the two steps, it is possible to carry out the bonding and obtain high bonding energy with a reduced number of bonding voids. The invention is in particular applicable to a substrate of processed or at least partially processed devices.Type: ApplicationFiled: September 9, 2009Publication date: June 24, 2010Inventor: Arnaud Castex
-
Publication number: 20100148259Abstract: An improved semiconductor-on-insulator (SOI) substrate is provided, which contains a patterned buried insulator layer at varying depths. Specifically, the SOI substrate has a substantially planar upper surface and comprises: (1) first regions that do not contain any buried insulator, (2) second regions that contain first portions of the patterned buried insulator layer at a first depth (i.e., measured from the planar upper surface of the SOI substrate), and (3) third regions that contain second portions of the patterned buried insulator layer at a second depth, where the first depth is larger than the second depth. One or more field effect transistors (FETs) can be formed in the SOI substrate. For example, the FETs may comprise: channel regions in the first regions of the SOI substrate, source and drain regions in the second regions of the SOI substrate, and source/drain extension regions in the third regions of the SOI substrate.Type: ApplicationFiled: February 22, 2010Publication date: June 17, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Thomas W. Dyer, Zhijiong Luo, Haining S. Yang
-
Publication number: 20100133647Abstract: Semiconductor devices and semiconductor device manufacturing methods. The semiconductor device manufacturing methods may form a memory cell having a silicon on insulator (SOI) structure only in one or more localized regions of a bulk semiconductor substrate by use selective etching. Accordingly, a different bias voltage may be applied to a peripheral device than to a memory cell having the SOI structure.Type: ApplicationFiled: November 30, 2009Publication date: June 3, 2010Inventors: Won-joo Kim, Sang-moo Choi, Tae-hee Lee, Yoon-dong Park
-
Publication number: 20100127343Abstract: Methods and apparatus for forming a semiconductor on glass-ceramic structure provide for: subjecting an implantation surface of a donor semiconductor wafer to an ion implantation process to create an exfoliation layer of the donor semiconductor wafer; bonding the implantation surface of the exfoliation layer to a precursor glass substrate using electrolysis; separating the exfoliation layer from the donor semiconductor wafer to thereby form an intermediate semiconductor on precursor glass structure; sandwiching the intermediate semiconductor on precursor glass structure between first and second support structures; applying pressure to one or both of the first and second support structures; and subjecting the intermediate semiconductor on precursor glass structure to heat-treatment step to crystallize the precursor glass resulting in the formation of a semiconductor on glass-ceramic structure.Type: ApplicationFiled: November 26, 2008Publication date: May 27, 2010Inventors: Christopher Paul Daigler, Kishor Purushottam Gadkaree, Joseph Frank Mach, Steven Alvin Tietje
-
Patent number: 7714318Abstract: An electronic device can include a transistor structure of a first conductivity type, a field isolation region, and a layer of a first stress type overlying the field isolation region. For example, the transistor structure may be a p-channel transistor structure and the first stress type may be tensile, or the transistor structure may be an n-channel transistor structure and the first stress type may be compressive. The transistor structure can include a channel region that lies within an active region. An edge of the active region includes the interface between the channel region and the field isolation region. From a top view, the layer can include an edge the lies near the edge of the active region. The positional relationship between the edges can affect carrier mobility within the channel region of the transistor structure.Type: GrantFiled: July 28, 2008Date of Patent: May 11, 2010Assignee: Freescale Semiconductor, IncInventors: Vance H. Adams, Paul A. Grudowski, Venkat R. Kolagunta, Brian A. Winstead
-
Publication number: 20100109119Abstract: Embodiments of the present invention provide a microelectronic structure including a conductive element contacting a bulk semiconductor region of a substrate, the bulk semiconductor region being separated from a semiconductor-on-insulator (“SOI”) layer of the substrate by a buried dielectric layer.Type: ApplicationFiled: January 12, 2010Publication date: May 6, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Amanda L. Tessier, Bryant C. Colwill, Brian L. Tessier
-
Publication number: 20100109120Abstract: A single crystal silicon etching method includes providing a single crystal silicon substrate having at least one trench therein. The single crystal silicon substrate is exposed to an anisotropic etchant that undercuts the single crystal silicon. By controlling the length of the etch, single crystal silicon islands or smooth vertical walls in the single crystal silicon may be created.Type: ApplicationFiled: January 14, 2010Publication date: May 6, 2010Applicant: MICRON TECHNOLOGY, INC.Inventors: Janos Fucsko, David H. Wells, Patrick Flynn, Whonchee Lee
-
Publication number: 20100102360Abstract: The present invention provides a method for producing a Group III nitride semiconductor. The method includes forming a groove in a surface of a growth substrate through etching; forming a buffer film on the groove-formed surface of the growth substrate through sputtering; heating, in an atmosphere containing hydrogen and ammonia, the substrate to a temperature at which a Group III nitride semiconductor of interest is grown; and epitaxially growing the Group III nitride semiconductor on side surfaces of the groove at the growth temperature. The thickness of the buffer film or the growth temperature is regulated so that the Group III nitride semiconductor is grown primarily on the side surfaces of the groove in a direction parallel to the main surface of the growth substrate.Type: ApplicationFiled: December 23, 2009Publication date: April 29, 2010Applicant: Toyoda Gosei Co., Ltd.Inventors: Naoyuki Nakada, Koji Okuno, Yasuhisa Ushida
-
Patent number: 7696573Abstract: A semiconductor structure includes an epitaxial surface semiconductor layer having a first dopant polarity and a first crystallographic orientation, and a laterally adjacent semiconductor-on-insulator surface semiconductor layer having a different second dopant polarity and different second crystallographic orientation. The epitaxial surface semiconductor layer has a first edge that has a defect and an adjoining second edge absent a defect. Located within the epitaxial surface semiconductor layer is a first device having a first gate perpendicular to the first edge and a second device having a second gate perpendicular to the second edge. The first device may include a performance sensitive logic device and the second device may include a yield sensitive memory device.Type: GrantFiled: October 31, 2007Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Shreesh Narasimha, Paul David Agnello, Xiaomeng Chen, Judson R. Holt, Mukesh Vijay Khare, Byeong Y. Kim, Devandra K. Sadana
-
Publication number: 20100032793Abstract: The present invention provides methods for forming at least partially relaxed strained material layers on a target substrate. The methods include forming islands of the strained material layer on an intermediate substrate, at least partially relaxing the strained material islands by a first heat treatment, and transferring the at least partially relaxed strained material islands to the target substrate. The at least partial relaxation is facilitated by the presence of low-viscosity or compliant layers adjacent to the strained material layer. The invention also provides semiconductor structures having an at least partially relaxed strained material layer, and semiconductor devices fabricated using an at least partially relaxed strained material layer.Type: ApplicationFiled: December 22, 2008Publication date: February 11, 2010Inventors: Pascal Guenard, Bruce Faure, Fabrice Letertre, Michael R. Krames, Nathan F. Gardner, Melvin B. McLaurin