With Single Crystal Insulating Substrate (e.g., Sapphire) Patents (Class 257/507)
-
Publication number: 20090302336Abstract: Semiconductor wafers, semiconductor devices, and methods of making semiconductor wafers and devices are provided. Embodiments of the present invention are especially suitable for use with substrate substitution applications, such in the case of fabricating vertical LED. One embodiment of the present invention includes a method of making a semiconductor device, the method comprising providing a substrate; forming a plurality of polishing stops on the substrate; growing one or more buffer layers on the substrate; growing one or more epitaxial layers on the one or more buffer layers; and applying one or more metal layers to the one or more epitaxial layers. Additionally, the steps of affixing a second substrate to the one or more metal layers and removing the base substrate using a mechanical thinning process may be performed.Type: ApplicationFiled: June 6, 2008Publication date: December 10, 2009Applicant: Hong Kong Applied Science and Technology Research InstituteInventor: Shu YUAN
-
Patent number: 7622772Abstract: An electronic apparatus includes an insulative substrate containing an aluminum-based glass and a layer containing a semiconductive material over the substrate. The insulative substrate can include aluminum oxycarbide. The insulative substrate can exhibit a CTE sufficiently close to a CTE of the semiconductive material layer such that a strain of less than 1% would exist between a 1000 Angstroms thickness of the semiconductive material layer and the insulative substrate. The semiconductive material layer can include monocrystalline silicon. The electronic apparatus can be a silicon-on-insulator integrated circuit. An electronic apparatus fabrication method includes forming an insulative substrate containing an aluminum-based glass and forming a layer containing a semiconductive material over the substrate.Type: GrantFiled: March 29, 2005Date of Patent: November 24, 2009Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Publication number: 20090261449Abstract: An object is to provide an SOI substrate with excellent characteristics even in the case where a single crystal semiconductor substrate having crystal defects is used. Another object is to provide a semiconductor device using such an SOI substrate. A single crystal semiconductor layer is formed by an epitaxial growth method over a surface of a single crystal semiconductor substrate. The single crystal semiconductor layer is subjected to first thermal oxidation treatment to form a first oxide film. A surface of the first oxide film is irradiated with ions, whereby the ions are introduced to the single crystal semiconductor layer. The single crystal semiconductor layer and a base substrate are bonded with the first oxide film interposed therebetween. The single crystal semiconductor layer is divided at a region where the ions are introduced by performing thermal treatment, so that the single crystal semiconductor layer is partly left over the base substrate.Type: ApplicationFiled: March 25, 2009Publication date: October 22, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Shunpei Yamazaki, Eriko Nishida, Takashi Shimazu
-
Patent number: 7527704Abstract: A film structure of a ferroelectric single crystal which can be beneficially used in the fabrication of high-performance electric or electronic parts or devices is prepared by adhering a ferroelectric single crystal plate to a substrate by a conductive adhesive or metal layer, the ferroelectric single crystal plate being polished before or after the adhesion with the substrate.Type: GrantFiled: July 14, 2003Date of Patent: May 5, 2009Assignee: Ibule Photonics, Inc.Inventors: Jaehwan Eun, Sang-Goo Lee, Byungju Choi, Sungmin Rhim
-
Publication number: 20090065891Abstract: A process for producing a semiconductor substrate comprising a carrier wafer and a layer of single-crystalline semiconductor material: a) producing a layer containing recesses at the surface of a donor wafer of single-crystalline semiconductor material, b) joining the surface of the donor wafer containing recesses to the carrier wafer, c) heat treating to close the recesses at the interface between the carrier wafer and the donor wafer to form a layer of cavities within the donor wafer, and d) splitting the donor wafer along the layer of cavities, resulting in a layer of semiconductor material on the carrier wafer. Semiconductor substrates prepared thusly may have a single-crystalline semiconductor layer having a thickness of 100 nm or less, a layer thickness uniformity of 5% or less, and an HF defect density of 0.02/cm2 or less.Type: ApplicationFiled: November 13, 2008Publication date: March 12, 2009Applicant: Siltronic AGInventors: Dirk Dantz, Andreas Huber, Reinhold Wahlich, Brian Murphy
-
Patent number: 7492009Abstract: A semiconductor device capable of making an effective use of a support substrate as interconnect is proposed. The semiconductor device (chip 4) of the present invention has a first Si substrate 1 as a support substrate and a second Si substrate 3 which is layered on a first insulating film layered on one main surface of the first Si substrate 1. A diffusion layer 2 used as a support substrate interconnect is formed at least in a part of the surficial portion of the first Si substrate 1 on the side thereof in contact with the first SiO2 film 9.Type: GrantFiled: October 1, 2004Date of Patent: February 17, 2009Assignee: Nec Electronics CorporationInventor: Syogo Kawahigashi
-
Patent number: 7479696Abstract: A tunable microwave device includes a SOI structure. A buffer layer is formed on the SOI structure. A microwave film layer is formed on the buffer layer. The microwave film layer comprises BST related materials.Type: GrantFiled: August 26, 2005Date of Patent: January 20, 2009Assignee: Massachusetts Institute of TechnologyInventors: Il-Doo Kim, Ytshak Avrahami, Harry L. Tuller
-
Publication number: 20090001504Abstract: A transistor formed on a monocrystalline Si wafer is temporarily transferred onto a first temporary supporting substrate. The first temporarily supporting substrate is heat-treated at high heat so as to repair crystal defects generated in a transistor channel of the monocrystalline Si wafer when transferring the transistor. The transistor is then made into a chip and transferred onto a TFT substrate. In order to transfer the transistor which has been once separated from the monocrystalline Si wafer, a different method from a stripping method utilizing ion doping is employed.Type: ApplicationFiled: December 13, 2006Publication date: January 1, 2009Inventors: Michiko Takei, Kazuhide Tomiyasu, Yasumori Fukushima, Yutaka Takafuji
-
Publication number: 20080315351Abstract: A semiconductor device and a method for manufacturing thereof are provided. The method includes a step of forming a first insulating film containing silicon and oxygen as its composition over a single-crystal semiconductor substrate, a step of forming a second insulating film containing silicon and nitrogen as its composition over the first insulating film, a step of irradiating the second insulating film with first ions to form a separation layer in the single-crystal semiconductor substrate, a step of irradiating the second insulating film with second ions so that halogen is contained in the first insulating film, and a step of performing heat treatment to separate the single-crystal semiconductor substrate with a single-crystal semiconductor film left over the supporting substrate.Type: ApplicationFiled: June 3, 2008Publication date: December 25, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tetsuya Kakehata
-
Publication number: 20080308897Abstract: A substrate with which a semiconductor device with excellent electric characteristics and high reliability can be manufactured is provided. An aspect of the invention is a method for manufacturing a substrate for manufacturing a semiconductor device: a first silicon oxide film, a silicon nitride film, and a second silicon oxide film are stacked in this order over a surface of a semiconductor substrate by a thermal CVD method, and then a weakened layer is formed at a given depth of the semiconductor substrate; the semiconductor substrate and a substrate having an insulating surface are arranged to face each other, and the second silicon oxide film provided for the semiconductor substrate and a supporting substrate are bonded to each other; and the semiconductor substrate is separated at the weakened layer by heat treatment, whereby a semiconductor film separated from the semiconductor substrate is left over the substrate having the insulating surface.Type: ApplicationFiled: June 3, 2008Publication date: December 18, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tetsuya Kakehata, Kazutaka Kuriki
-
Publication number: 20080246109Abstract: An SOI substrate having an SOI layer that can be used in practical applications even when a substrate with low upper temperature limit, such as a glass substrate, is used, is provided. A semiconductor device using such an SOI substrate, is provided. In bonding a single-crystal semiconductor layer to a substrate having an insulating surface or an insulating substrate, a silicon oxide film formed using organic silane as a material on one or both surfaces that are to form a bond is used. According to the present invention, a substrate with an upper temperature limit of 700° C. or lower, such as a glass substrate, can be used, and an SOI layer that is strongly bonded to the substrate can be obtained. In other words, a single-crystal semiconductor layer can be formed over a large-area substrate that is longer than one meter on each side.Type: ApplicationFiled: March 10, 2008Publication date: October 9, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideto Ohnuma, Tetsuya Kakehata, Yoichi Iikubo
-
Publication number: 20080237780Abstract: An SOI substrate and a manufacturing method of the SOI substrate, by which enlargement of the substrate is possible and its productivity can be increased, are provided. A step (A) of cutting a single crystal silicon substrate to form a single crystal silicon substrate which is n (n is an optional positive integer, n?1) times as large as a size of one shot of an exposure apparatus; a step (B) of forming an insulating layer on one surface of the single crystal silicon substrate, and forming an embrittlement layer in the single crystal substrate; and a step (C) of bonding a substrate having an insulating surface and the single crystal silicon substrate with the insulating layer therebetween, and conducting heat treatment to separate the single crystal silicon substrate along the embrittlement layer, and forming a single crystal silicon thin film on the substrate having an insulating surface are conducted.Type: ApplicationFiled: March 24, 2008Publication date: October 2, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideto Ohnuma
-
Publication number: 20080237779Abstract: An SOI substrate and a manufacturing method of the SOI substrate, by which enlargement of the substrate is possible and its productivity can be increased, are provided. A step (A) of cutting a first single crystal silicon substrate to form a second single crystal silicon substrate which has a chip size; a step (B) of forming an insulating layer on one surface of the second single crystal silicon substrate, and forming an embrittlement layer in the second single crystal substrate; and a step (C) of bonding a substrate having an insulating surface and the second single crystal silicon substrate with the insulating layer therebetween, and conducting heat treatment to separate the second single crystal silicon substrate along the embrittlement layer, and forming a single crystal silicon thin film on the substrate having an insulating surface, are conducted.Type: ApplicationFiled: March 24, 2008Publication date: October 2, 2008Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Maki Togawa, Yasuyuki Arai
-
Publication number: 20080224257Abstract: A semiconductor device includes a silicon-on-insulator substrate having a supporting substrate, an electrically insulating layer on the supporting substrate, and a semiconductor layer on the insulating layer. The semiconductor layer includes element regions for providing semiconductor elements and an isolation region located around the element region and extending to the insulating layer. The element regions are electrically isolated from each other by the isolation region. The semiconductor device further includes a thermal conductor disposed in the isolation region of the semiconductor layer and extending from a front side to a back side of the silicon-on-insulator substrate by penetrating through the insulating layer and the supporting substrate.Type: ApplicationFiled: March 11, 2008Publication date: September 18, 2008Applicant: DENSO CORPORATIONInventor: Yasuhiro Mori
-
Patent number: 7423324Abstract: In a double-gate MOS transistor, a substrate, an insulating layer, and a semiconductor layer are formed or laminated in that order, an opening extending to the insulating layer is formed in the semiconductor layer while leaving an island-shaped region, the island-shaped region including a semiconductor crystal layer having a predetermined length and height and a predetermined shape of horizontal section, the semiconductor crystal layer including P-type or N-type source region, channel region, and drain region, in that order, formed therein, a source electrode, gate electrodes, and a drain electrode are provided in contact with side surfaces of the respective regions, and the gate electrodes are provided in contact with the side surfaces of the channel region.Type: GrantFiled: April 5, 2005Date of Patent: September 9, 2008Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Toshihiro Sekigawa, Yongxun Liu, Meishoku Masahara, Hanpei Koike, Eiichi Suzuki
-
Patent number: 7420258Abstract: In one embodiment, a pair of sidewall passivated trench contacts is formed in a substrate to provide electrical contact to a sub-surface feature. A doped region is diffused between the pair of sidewall passivated trenches to provide low resistance contacts.Type: GrantFiled: June 27, 2007Date of Patent: September 2, 2008Assignee: Semiconductor Components Industries, LLCInventors: Gordon M. Grivna, Peter J. Zdebel
-
Patent number: 7420202Abstract: An electronic device can include a transistor structure of a first conductivity type, a field isolation region, and a layer of a first stress type overlying the field isolation region. For example, the transistor structure may be a p-channel transistor structure and the first stress type may be tensile, or the transistor structure may be an n-channel transistor structure and the first stress type may be compressive. The transistor structure can include a channel region that lies within an active region. An edge of the active region includes the interface between the channel region and the field isolation region. From a top view, the layer can include an edge the lies near the edge of the active region. The positional relationship between the edges can affect carrier mobility within the channel region of the transistor structure.Type: GrantFiled: November 8, 2005Date of Patent: September 2, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Vance H. Adams, Paul A. Grudowski, Venkat R. Kolagunta, Brian A. Winstead
-
Publication number: 20080203521Abstract: A semiconductor substrate comprising: a semiconductor base; dielectric layers of mutually different film thicknesses formed on the semiconductor base; and semiconductor layers of mutually different film thicknesses formed on the dielectric layers.Type: ApplicationFiled: March 6, 2008Publication date: August 28, 2008Applicant: Seiko Epson CorporationInventor: Juri Kato
-
Publication number: 20080197447Abstract: A method for manufacturing an insulated semiconductor layer, including: forming a porous silicon layer on a single-crystal silicon surface; depositing an insulating material so that it penetrates into the pores of the porous silicon layer; eliminating the insulating material to expose the upper surface of the porous silicon; and growing by epitaxy a semiconductor layer.Type: ApplicationFiled: February 14, 2008Publication date: August 21, 2008Applicants: STMicroelectronics S.A., STMicroelectronics Crolles 2 SASInventors: Aomar Halimaoui, Yves Morand, Yves Campidelli, Olivier Kermarrec
-
Publication number: 20080157261Abstract: In an aspect, a method is provided for forming a silicon-on-insulator (SOI) layer. The method includes the steps of (1) providing a silicon substrate; (2) selectively implanting the silicon substrate with oxygen using a low implant energy to form an ultra-thin patterned seed layer; and (3) employing the ultra-thin patterned seed layer to form a patterned SOI layer on the silicon substrate. Numerous other aspects are provided.Type: ApplicationFiled: March 14, 2008Publication date: July 3, 2008Inventors: Roger Allen Booth,, Louis Lu-Chen Hsu, Jack A. Mandelman, William R. Tonti
-
Patent number: 7382015Abstract: A non-volatile semiconductor memory device, which is intended to prevent data destruction by movements of electric charges between floating gates and thereby improve the reliability, includes element isolation/insulation films buried into a silicon substrate to isolate stripe-shaped element-forming regions. Formed on the substrate are a floating gate via a first gate insulating film and further a control gate via a second gate insulating film. Source and drain diffusion layers are formed in self-alignment with control gates. The second gate insulating film on the floating gate is divided and separated together with the floating gate by slits above the element isolation/insulation films into discrete portions of individual memory cells.Type: GrantFiled: March 31, 2005Date of Patent: June 3, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tadashi Iguchi, Yoshiaki Himeno, Hiroaki Tsunoda
-
Patent number: 7358588Abstract: A trench isolation type semiconductor device in which a recess is prevented from being formed in a field region and a method of fabricating the same are provided. The trench isolation type semiconductor device includes a semiconductor substrate defined by an active region and a field region, a trench formed in the field region, an oxide layer conformally formed along the inside of the trench, a liner layer conformally formed along the oxide layer, a field insulating layer formed inside the trench including the oxide layer and the liner layer, and a field protection layer formed on the field insulating layer so that a step difference does not occur on the semiconductor substrate.Type: GrantFiled: December 13, 2005Date of Patent: April 15, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-seog Youn, Jong-hyon Ahn, Deok-hyung Lee, Sung-gun Kang, Kong-soo Cheong
-
Patent number: 7327008Abstract: The present invention provides a semiconductor structure that includes a substrate having a crystal lattice; a first structure formed in a first region of the substrate, the first structure includes at least a heterostructure that generates a lattice stress in said crystal lattice in the first region; and a second structure surrounding the first structure for preventing lattice stress from propagating outward from the first region of the substrate. The present invention also provides various methods for forming the semiconductor structure as well as other like structures.Type: GrantFiled: January 24, 2005Date of Patent: February 5, 2008Assignee: International Business Machines CorporationInventor: Richard Q. Williams
-
Patent number: 7315064Abstract: The present invention provides a bonded wafer, wherein at least a silicon single crystal layer is formed on a silicon single crystal wafer, the silicon single crystal layer has a crystal plane orientation of {110}, and the silicon single crystal wafer has a crystal plane orientation of {100}. The present invention also provides a method of producing a bonded wafer, wherein after at least a first silicon single crystal wafer having a crystal plane orientation of {110} and a second silicon single crystal wafer having a crystal plane orientation of {100} are bonded directly or bonded via an insulator film, the first silicon single crystal wafer is made into a thin film. Thereby, there can be provided a wafer possible to obtain a MIS device having good characteristics by utilizing a silicon single crystal wafer having the {110} plane.Type: GrantFiled: December 15, 2005Date of Patent: January 1, 2008Assignee: Shin-Etsu Handotai Co., Ltd.Inventors: Kiyoshi Mitani, Kiyoshi Demizu, Isao Yokokawa, Tadahiro Ohmi, Shigetoshi Sugawa
-
Patent number: 7291894Abstract: In accordance with an embodiment of the present invention, a MOSFET includes at least two insulation-filled trench regions laterally spaced in a first semiconductor region to form a drift region therebetween, and at least one resistive element located along an outer periphery of each of the two insulation-filled trench regions. A ratio of a width of each of the insulation-filled trench regions to a width of the drift region is adjusted so that an output capacitance of the MOSFET is minimized.Type: GrantFiled: August 31, 2004Date of Patent: November 6, 2007Assignee: Fairchild Semiconductor CorporationInventors: Steven Sapp, Peter H. Wilson
-
Patent number: 7285825Abstract: A support-side substrate having a thermal oxide film on the major surface is bonded to an active-layer-side substrate having a thermal oxide film on the major surface while making the major surfaces oppose each other. The active-layer-side substrate and part of the oxide film are selectively etched from a surface opposite to the major surface of the active-layer-side substrate to a halfway depth of the buried oxide film formed from the thermal oxide films at the bonding portion. A sidewall insulating film is formed on the etching side surface portion of the active-layer-side substrate. Then, the remaining buried oxide film except that immediately under the active-layer-side substrate is selectively etched. A single-crystal semiconductor layer is formed on the support-side substrate exposed by removing the buried oxide film.Type: GrantFiled: April 7, 2003Date of Patent: October 23, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Hajime Nagano, Shinichi Nitta, Takashi Yamada, Tsutomu Sato, Katsujiro Tanzawa, Ichiro Mizushima
-
Patent number: 7279751Abstract: It is an object of the present invention to provide a semiconductor laser device with high-yielding in which a clack generated in an epitaxial growth layer is restrained and to the manufacturing method thereof, the semiconductor laser device includes a GaN substrate 1, an n-type GaN layer 2, an n-type AlGaN cladding layer 3, a n-type GaN guide layer 4, an InGaN multiple quantum well active layer 5, an undoped-GaN guide layer 6, a p-type AlGaN electron overflow suppression layer 7, a p-type GaN guide layer 8, a SiO2 blocking layer 9, an Ni/ITO cladding layer electrode 10 as a transparent electrode, a Ti/Au pad electrode 11, and a Ti/Al/Ni/Au electrode 12. The SiO2 blocking layer 9 is formed above the InGaN multiple quantum well active layer 5 so as to have an opening. The Ni/ITO cladding layer electrode 10 is formed inside the opening, and which is transparent for the light from the InGaN multiple quantum well active layer, and serves as a cladding layer.Type: GrantFiled: April 20, 2005Date of Patent: October 9, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Tetsuzo Ueda, Masaaki Yuri
-
Patent number: 7259428Abstract: A semiconductor device includes a support substrate, a buried insulation film, provided on the support substrate, having a thickness of 5 to 10 nm, a silicon layer provided on the buried insulation film, a MOSFET provided in the silicon layer, and a triple-well region provided in the support substrate under the MOSFET.Type: GrantFiled: April 4, 2005Date of Patent: August 21, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 7247908Abstract: A FinFET structure and method of forming a FinFET device. The method includes: (a) providing a semiconductor substrate, (b) forming a dielectric layer on a top surface of the substrate; (c) forming a silicon fin on a top surface of the dielectric layer; (d) forming a protective layer on at least one sidewall of the fin; and (e) removing the protective layer from the at least one sidewall in a channel region of the fin. In a second embodiment, the protective layer is converted to a protective spacer.Type: GrantFiled: August 26, 2005Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Patent number: 7244990Abstract: On an SOI substrate, a hydrogen ion implantation section in which distribution of hydrogen ions peaks in a BOX layer (buried oxide film layer), and a single-crystal silicon thin-film transistor are formed. Then this SOI substrate is bonded with an insulating substrate. Subsequently, the SOI substrate is cleaved at the hydrogen ion implantation section by carrying out heat treatment, so that an unnecessary part of the SOI substrate is removed, Furthermore, the BOX layer remaining on the single-crystal silicon thin-film transistor is removed by etching. With this, it is possible to from a single-crystal silicon thin-film device on an insulating substrate, without using an adhesive. Moreover, it is possible to provide a semiconductor device which has no surface damage and includes a single-crystal silicon thin film which is thin and uniform in thickness.Type: GrantFiled: March 18, 2004Date of Patent: July 17, 2007Assignee: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Takashi Itoga
-
Patent number: 7183585Abstract: To provide a semiconductor device that excels in the manufacturing efficiency and device reliability, and a method for the manufacture thereof. The side of a device is composed of scribed grooves 13 and a cleavage plane 100.Type: GrantFiled: October 28, 2004Date of Patent: February 27, 2007Assignee: NEC CorporationInventor: Masaru Kuramoto
-
Patent number: 7180109Abstract: The present invention is a novel field effect transistor having a channel region formed from a narrow bandgap semiconductor film formed on an insulating substrate. A gate dielectric layer is formed on the narrow bandgap semiconductor film. A gate electrode is then formed on the gate dielectric. A pair of source/drain regions formed from a wide bandgap semiconductor film or a metal is formed on opposite sides of the gate electrode and adjacent to the low bandgap semiconductor film.Type: GrantFiled: August 18, 2004Date of Patent: February 20, 2007Assignee: Intel CorporationInventors: Robert S. Chau, Doulgas Barlage, Been-Yih Jin
-
Patent number: 7170109Abstract: A technique enabling to improve element isolation characteristic of a semiconductor device is provided. An element isolation structure is provided in a semiconductor substrate in which a silicon layer, a compound semiconductor layer and a semiconductor layer are laminated in this order. The element isolation structure is composed of a trench, a semiconductor film, and first and second insulating films. The trench extends through the semiconductor layer and extends to the inside of the compound semiconductor layer. The semiconductor film is provided on the surface of the trench, and the first insulating film is provided on the semiconductor film. The second insulting film is provided on the first insulating film and fills the trench.Type: GrantFiled: June 10, 2004Date of Patent: January 30, 2007Assignee: Renesas Technology Corp.Inventors: Kohei Sugihara, Kazunobu Ota, Hidekazu Oda, Takahashi Hayashi
-
Patent number: 7166894Abstract: The present invention relates to a power junction device including a substrate of the SiCOI type with a layer of silicon carbide (16) insulated from a solid carrier (12) by a buried layer of insulant (14), and including at least one Schottky contact between a first metal layer (40) and the surface layer of silicon carbide (16), the first metal layer (30) constituting an anode.Type: GrantFiled: March 12, 2003Date of Patent: January 23, 2007Assignee: Commissariat a l'Energie AtomiqueInventors: François Templier, Thierry Billon, Nicolas Daval
-
Patent number: 7148543Abstract: A semiconductor chip includes a base substrate, a bulk device region having a bulk growth layer on a part of the base substrate, an SOI device region having a buried insulator on the base substrate and a silicon layer on the buried insulator, and a boundary layer located at the boundary between the bulk device region and the SOI device region. The bulk device region has a first device-fabrication surface in which a bulk device is positioned on the bulk growth layer. The SOI device region has a second device-fabrication surface in which an SOI device is positioned on the silicon layer. The first and second device-fabrication surfaces are positioned at a substantially uniform level.Type: GrantFiled: April 21, 2004Date of Patent: December 12, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamada, Hajime Nagano, Ichiro Mizushima, Tsutomu Sato, Hisato Oyamatsu, Shinichi Nitta
-
Patent number: 7109551Abstract: A semiconductor structure with device trench and a semiconductor device in the device trench, that enables realization of high integration, lowered on-resistance, reduction in switching losses and a high operation speed in a semiconductor device provided with a lateral IGBT, and that prevents malfunctions such as latchup when IGBTs or an IGBT and CMOS devices are integrated together. The structure includes an SOI substrate having a supporting substrate, an oxide film and a p?-semiconductor layer. An island-like element-forming region is isolated by a trench isolation region from surroundings. The trench isolation region includes an isolation trench with an insulation film on its inner wall. The device trench is formed in the element-forming region. A gate electrode is formed with a gate insulator film in the device trench. A collector region and an emitter region outside are provided respectively on the bottom and the outside of the device trench.Type: GrantFiled: August 27, 2004Date of Patent: September 19, 2006Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Akio Sugi, Naoto Fujishima
-
Patent number: 7075150Abstract: The present invention provides a thin channel MOSFET having low external resistance. In broad terms, a silicon-on-insulator structure comprising a SOI layer located atop a buried insulating layer, said SOI layer having a channel region which is thinned by the presence of an underlying localized oxide region that is located on top of and in contact with said buried insulating layer; and a gate region located atop said SOI layer, wherein said localized oxide region is self-aligned with the gate region. A method for forming the inventive MOSFET is also provided comprising forming a dummy gate region atop a substrate; implanting oxide forming dopant through said dummy gate to create a localized oxide region in a portion of the substrate aligned to the dummy gate region that thins a channel region; forming source/drain extension regions abutting said channel region; and replacing the dummy gate with a gate conductor.Type: GrantFiled: December 2, 2003Date of Patent: July 11, 2006Assignee: International Business Machines CorporationInventors: Diane C. Boyd, Bruce B. Doris, Meikei Ieong, Devendra K. Sadana
-
Patent number: 7075151Abstract: A semiconductor memory device comprises a substrate; a first semiconductor layer of a first conduction type having a single crystalline structure isolated from the substrate by an insulator layer; a plurality of memory transistors, each having a gate electrode connected to a word line, a pair of impurity regions of a second conduction type serving as a drain region and a source region formed in the first semiconductor layer, and a channel body of the first conduction type formed in the first semiconductor layer between the impurity regions, and operative to store data as a state of majority carriers accumulated in the channel body; a plurality of device isolation regions formed to isolate memory transistors having gate electrodes commonly connected to the same word line from each other among the plurality of memory transistors; and a plurality of impurity region isolation regions formed to isolate adjacent drain regions from each other and adjacent source regions from each other, the impurity region isolationType: GrantFiled: April 1, 2004Date of Patent: July 11, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Tomoaki Shino
-
Patent number: 7023051Abstract: One aspect of this disclosure relates to a method for straining a transistor body region. In various embodiments, oxygen ions are implanted to a predetermined depth in a localized region of a semiconductor substrate, and the substrate is annealed. Oxide growth within the semiconductor substrate forms a local oxide region within the semiconductor substrate. A portion of the substrate forms a semiconductor layer over the local oxide region. In various embodiments, the semiconductor layer is an ultra-thin semiconductor layer having a thickness of approximately 300 ? or less. The oxide growth strains the semiconductor layer. An active region, including the body region, of the transistor is formed in the strained semiconductor layer. Other aspects are provided herein.Type: GrantFiled: August 31, 2004Date of Patent: April 4, 2006Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 6995427Abstract: A semiconductor structure having a high-strained crystalline layer with a low crystal defect density and a method for fabricating such a semiconductor structure are disclosed. The structure includes a substrate having a first material comprising germanium or a Group (III)–Group (V)-semiconductor or alloy thereof. In addition, a crystalline epitaxial first layer, comprising a graded buffer layer and a substantially relaxed layer, is provided. The buffer layer is sufficiently relaxed to provide relaxation of the substantially relaxed layer deposited thereon. A further layer may be provided on the first layer, and the transfer of at least the further layer is facilitated by providing a weakened zone in the first layer.Type: GrantFiled: January 22, 2004Date of Patent: February 7, 2006Assignee: S.O.I.Tec Silicon on Insulator Technologies S.A.Inventors: Cécile Aulnette, Frédéric Dupont, Carlos Mazuré
-
Patent number: 6995447Abstract: A silicon-on-insulator (SOI) device and a method for manufacturing the same includes a substrate, which includes a base layer, a buried oxide layer, and a semiconductor layer, and an isolation layer which is formed in a trench that defines an active region on the semiconductor layer. The trench comprises a first region having a depth smaller than the thickness of the semiconductor layer and a second region having a depth as much as the thickness of the semiconductor layer. The isolation layer includes an oxide layer and a nitride liner that are sequentially formed along the surface of the trench and a dielectric layer that fills the trench.Type: GrantFiled: March 26, 2004Date of Patent: February 7, 2006Assignee: Samsung Electronics, Co., Ltd.Inventors: Tae-jung Lee, Byung-sun Kim, Myoung-hwan Oh, Seung-han Yoo, Myung-sun Shin, Sang-wook Park
-
Patent number: 6967376Abstract: A method of fabricating a silicon-on-insulator (SOI) having a superficial Si-containing layer that has a reduced number of tile and divot defects is provided. The method includes the steps of: implanting oxygen ions into a surface of a Si-containing substrate, the implanted oxygen ions having a concentration sufficient to form a buried oxide region during a subsequent annealing step; and annealing the substrate containing implanted oxygen ions under conditions wherein the implanted oxygen ions form a buried oxide region which electrically isolates a superficial Si-containing layer from a bottom Si-containing layer. Moreover, the annealing conditions employed are capable of reducing the number of tile or divot defects present in the superficial Si-containing layer so as to allow optical detection of any other defect that has a lower density than the tile or divot defect. The present invention also relates to the SOI substrate that is produced using the inventive method.Type: GrantFiled: April 26, 2004Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: Stephen R. Fox, Neena Garg, Kenneth J. Giewont, Junedong Lee, Devendra K. Sadana
-
Patent number: 6965147Abstract: A semiconductor device includes a substrate, a semiconductor layer of a first conductivity type having a single-crystal structure, and a plurality of transistors each including a first gate electrode provided above the semiconductor layer with a first gate insulation film laid therebetween, a pair of impurity regions of a second conductivity type being provided in the semiconductor layer and each becoming a source or drain region, and a channel body of the first conductivity type provided in the semiconductor layer at a portion between these impurity regions.Type: GrantFiled: January 30, 2004Date of Patent: November 15, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Tomoaki Shino
-
Patent number: 6965149Abstract: An epitaxial semiconductor wafer having a wafer substrate made of semiconductor single crystal, an epitaxial layer deposited on a top surface of said wafer substrate and a polysilicon layer deposited on a back surface of said wafer substrate. The semiconductor single crystal is exposed in a region defined within a distance of at least 50 ?m from a ridge line as a center, which is defined as an intersection line between said back surface and a bevel face interconnecting said top surface and said back surface of said wafer substrate. The polysilicon layer is 1.0 to 2.0 ?m thick. The epitaxial layer is 1.0 to 20 ?m thick. The wafer substrate is a silicon single crystal.Type: GrantFiled: July 8, 2002Date of Patent: November 15, 2005Assignee: Sumitomo Mitsubishi Silicon CorporationInventors: Shigenori Sugihara, Shigeru Nagafuchi
-
Patent number: 6958516Abstract: A selective SOI structure having body contacts for all the devices while excluding the buried oxide that is directly underneath diffusions of DC nodes such as applied voltage Vdd, ground GND, reference voltage Vref, and other like DC nodes is provided. The selective SOI structure of the present invention can be used in ICs to enhance the performance of the circuit. The selective SOI structure of the present invention includes a silicon-on-insulator (SOI) substrate material comprising a top Si-containing layer having a plurality of SOI devices located thereon. The SOI devices are in contact with an underlying Si-containing substrate via a body contact region. A DC node diffusion region not containing an underlying buried oxide region is adjacent to one of the SOI devices.Type: GrantFiled: January 8, 2004Date of Patent: October 25, 2005Assignee: International Business Machines CorporationInventor: Robert C. Wong
-
Patent number: 6933586Abstract: An electrical interconnect structure on a substrate, includes a first porous dielectric layer with surface region from which a porogen has been removed; and an etch stop layer disposed upon the first porous dielectric layer so that the etch stop layer extends to partially fill pores in the surface region of the first porous dielectric layer from which the porogen has been removed, thus improving adhesion during subsequent processing. The porogen may be removed from the surface region by heating, and in particular by hot plate baking. A second porous dielectric layer, which may have the same composition as the first porous dielectric layer, may be formed over the etch stop layer. Electrical vias and lines may be formed in the first and second porous dielectric layer, respectively. The layers may be part of a multilayer stack, wherein all of the layers are cured simultaneously in a spin application tool porous dielectric layer.Type: GrantFiled: November 8, 2002Date of Patent: August 23, 2005Assignee: International Business Machines CorporationInventors: Ann R Fornof, Jeffrey C Hedrick, Kang-Wook Lee, Christy S Tyberg
-
Patent number: 6852585Abstract: A semiconductor circuit arrangement includes a circuit element embedded in a semiconductor substrate of a first conductivity type in an integrated manner and is provided with at least one gate electrode and first and second terminal electrodes. The first terminal electrode includes a well region that is embedded in the semiconductor substrate and is of a second conductivity type which is opposite the first conductivity type. A sub-well region is embedded in the well region of the first terminal electrode and is of the second conductivity type and has a higher doping than said well region. The sub-well region is embedded in the surface of the substrate and ends without reaching a well region of the gate electrode which is of the first conductivity type.Type: GrantFiled: November 30, 2000Date of Patent: February 8, 2005Assignee: Infineon Technologies AGInventors: Christian Herzum, Ulrich Krumbein, Karl-Heinz Mueller
-
Patent number: 6847081Abstract: A dual gate oxide high-voltage semiconductor device and method for forming the same are provided. Specifically, a device formed according to the present invention includes a semiconductor substrate, a buried oxide layer formed over the substrate, a silicon layer formed over the buried oxide layer, and a top oxide layer formed over the silicon layer. Adjacent an edge of the top oxide layer, a dual gate oxide is formed. The dual gate oxide allows both specific-on-resistance and breakdown voltage of the device to be optimized.Type: GrantFiled: December 10, 2001Date of Patent: January 25, 2005Assignee: Koninklijke Philips Electronics N.V.Inventors: Theodore J. Letavic, Mark R. Simpson
-
Patent number: 6847092Abstract: A capacitor for a semiconductor device and a method of manufacturing a capacitor for a semiconductor device is disclosed that uses radial current flow. The capacitor includes a semiconductor substrate that includes a plurality of insulation islands. An insulation layer is formed over the semiconductor substrate. Gate electrodes are formed on top of the insulation layer. An array of CD contact pads including a plurality of CD contacts are connected to the semiconductor substrate in a first predetermined number of locations. An array of CG contact pads including at least one CG contact connected to the gate electrodes such that each CG contact is connected to a respective gate electrode above a respective insulation island in a second predetermined number of locations.Type: GrantFiled: March 6, 2003Date of Patent: January 25, 2005Assignee: Infineon Technologies AGInventors: Michael Maldei, Malati Hegde, Guenter Gerstmeier, Jinwhan Lee, Steven M. Baker, Jon S. Berry, II, Brian Cousineau, Wenchao Zheng
-
Patent number: 6835981Abstract: A semiconductor chip comprises a base substrate, a bulk device region having a bulk growth layer on a part of the base substrate, an SOI device region having a buried insulator on the base substrate and a silicon layer on the buried insulator, and a boundary layer located at the boundary between the bulk device region and the SOI device region. The bulk device region has a first device-fabrication surface in which a bulk device is positioned on the bulk growth layer. The SOI device region has a second device-fabrication surface in which an SOI device is positioned on the silicon layer. The first and second device-fabrication surfaces are positioned at a substantially uniform level.Type: GrantFiled: November 29, 2001Date of Patent: December 28, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamada, Hajime Nagano, Ichiro Mizushima, Tsutomu Sato, Hisato Oyamatsu, Shinichi Nitta