Containing Germanium, Ge Patents (Class 257/616)
-
Patent number: 8354344Abstract: The present invention is related to the field of semiconductor processing and, more particularly, to the formation of low resistance layers on germanium substrates. One aspect of the present invention is a method comprising: providing a substrate on which at least one area of a germanium layer is exposed; depositing over the substrate and said germanium area a metal, e.g., Co or Ni; forming over said metal, a capping layer consisting of a silicon oxide containing layer, of a silicon nitride layer, or of a tungsten layer, preferably of a SiO2 layer; then annealing for metal-germanide formation; then removing selectively said capping layer and any unreacted metal, wherein the temperature used for forming said capping layer formation is lower than the annealing temperature.Type: GrantFiled: August 29, 2008Date of Patent: January 15, 2013Assignee: IMECInventors: David Brunco, Marc Meuris
-
Patent number: 8344455Abstract: The semiconductor device includes: a transistor having a gate electrode formed on a semiconductor substrate and first and second source/drain regions formed in portions of the semiconductor substrate on both sides of the gate electrode; a gate interconnect formed at a position opposite to the gate electrode with respect to the first source/drain region; and a first silicon-germanium layer formed on the first source/drain region to protrude above the top surface of the semiconductor substrate. The gate interconnect and the first source/drain region are connected via a local interconnect structure that includes the first silicon-germanium layer.Type: GrantFiled: May 31, 2011Date of Patent: January 1, 2013Assignee: Panasonic CorporationInventors: Tsutomu Oosuka, Hisashi Ogawa, Yoshihiro Sato
-
Patent number: 8338261Abstract: A semiconductor device includes a gate insulator and a gate electrode stacked on a substrate, a source/drain pattern which fills a recess region formed at opposite sides adjacent to the gate electrode, the source/drain pattern being made of silicon-germanium doped with dopants and a metal germanosilicide layer disposed on the source/drain pattern. The metal germanosilicide layer is electrically connected to the source/drain pattern. Moreover, a proportion of germanium amount to the sum of the germanium amount and silicon amount in the metal germanosilicide layer is lower than that of germanium amount to the sum of the germanium amount and silicon amount in the source/drain pattern.Type: GrantFiled: August 6, 2010Date of Patent: December 25, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-Sun Kim, Hwa-Sung Rhee, Tetsuji Ueno, Ho Lee, Ji-Hye Yi
-
Patent number: 8334561Abstract: A memory string comprises: a first semiconductor layer having a plurality of columnar portions extending in a perpendicular direction with respect to a substrate, and joining portions joining lower ends of the plurality of columnar portions; a charge storage layer surrounding a side surface of the first semiconductor layer; and a first conductive layer surrounding a side surface of the charge storage layer and functioning as a control electrode of memory cells. A select transistor comprises: a second semiconductor layer extending upwardly from an upper surface of the columnar portions; an insulating layer surrounding a side surface of the second semiconductor layer; a second conductive layer surrounding a side surface of the insulating layer and functioning as a control electrode of the select transistors; and a third semiconductor layer formed on an upper surface of the second semiconductor layer and including silicon germanium.Type: GrantFiled: February 22, 2010Date of Patent: December 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshiaki Fukuzumi, Ryota Katsumata, Masaru Kito, Masaru Kidoh, Hiroyasu Tanaka, Megumi Ishiduki, Yosuke Komori, Hideaki Aochi
-
Publication number: 20120306055Abstract: A method of forming a doped semiconductor layer on a substrate is provided. A foundation layer having a crystal structure compatible with a thermodynamically favored crystal structure of the doped semiconductor layer is formed on the substrate and annealed, or surface annealed, to substantially crystallize the surface of the foundation layer. The doped semiconductor layer is formed on the foundation layer. Each layer may be formed by vapor deposition processes such as CVD. The foundation layer may be germanium and the doped semiconductor layer may be phosphorus doped germanium.Type: ApplicationFiled: May 29, 2012Publication date: December 6, 2012Applicant: Applied Materials, IncInventors: Yi-Chiau Huang, Errol Antonio C. Sanchez, Xianzhi Tao
-
Publication number: 20120306054Abstract: A method of forming a doped semiconductor layer on a substrate is provided. A foundation layer having a crystal structure compatible with a thermodynamically favored crystal structure of the doped semiconductor layer is formed on the substrate and annealed, or surface annealed, to substantially crystallize the surface of the foundation layer. The doped semiconductor layer is formed on the foundation layer. Each layer may be formed by vapor deposition processes such as CVD. The foundation layer may be germanium and the doped semiconductor layer may be phosphorus doped germanium.Type: ApplicationFiled: May 29, 2012Publication date: December 6, 2012Applicant: Applied Materials, Inc.Inventors: Yi-Chiau Huang, Errol Antonio C. Sanchez, Xianzhi Tao
-
Publication number: 20120299156Abstract: A wafer processing method includes the steps of: (a) annealing a silicon wafer at a temperature higher than 650° C.; (b) after step (a), depositing a silicon-germanium layer on the silicon wafer; (c) after step (b), implanting oxygen ions into the silicon wafer; and (d) after step (c), annealing the silicon wafer at a temperature higher than 650° C. to form a silicon oxide layer underneath the silicon-germanium layer.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Inventor: Po-Ying Chen
-
Patent number: 8304810Abstract: In order to provide a semiconductor device having a field effect transistor with a low power consumption and a high speed by use of the combination of Si and an element such as Ge, C or the like of the same group as Si, a strain is applied by a strain applying semiconductor layer 2 to a channel forming layer I having a channel of the field effect transistor formed therein so that the mobility of carriers in the channel is made larger than the mobility of carriers in that material of the channel forming layer which is unstrained.Type: GrantFiled: July 20, 2009Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventors: Nobuyuki Sugii, Kiyokazu Nakagawa, Shinya Yamaguchi, Masanobu Miyao
-
Patent number: 8304859Abstract: Provided is an optical interconnection device. The optical interconnection device include: a first semiconductor chip disposed on a germanium-on-insulator (GOI) substrate; a light emitter on the GOI substrate, the light emitter receiving an electrical signal from the first semiconductor chip and outputting a light signal; a light detector on the GOI substrate, the light detector sensing the light signal and converting the sensed light signal into an electrical signal; and a second semiconductor chip on the GOI substrate, the second semiconductor chip receiving the electrical signal from the light detector.Type: GrantFiled: July 30, 2010Date of Patent: November 6, 2012Assignee: Electronics and Telecommunications Research InstituteInventors: Sang-Heung Lee, Hae Cheon Kim, Eun Soo Nam
-
Patent number: 8294222Abstract: Band edge engineered Vt offset devices, design structures for band edge engineered Vt offset devices and methods of fabricating such structures is provided herein. The structure includes a first FET having a channel of a first compound semiconductor of first atomic proportions resulting in a first band structure and a first type. The structure further includes a second FET having a channel of a second compound semiconductor of second atomic proportions resulting in a second band structure and a first type. The first compound semiconductor is different from the second compound semiconductor such that the first FET has a first band structure different from second band structure, giving rise to a threshold voltage different from that of the second FET.Type: GrantFiled: December 23, 2008Date of Patent: October 23, 2012Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 8288825Abstract: A structure and method for forming raised source/drain structures in a NFET device and embedded SiGe source/drains in a PFET device. We provide a NFET gate structure over a NFET region in a substrate and PFET gate structure over a PFET region. We provide NFET SDE regions adjacent to the NFET gate and provide PFET SDE regions adjacent to the PFET gate. We form recesses in the PFET region in the substrate adjacent to the PFET second spacers. We form a PFET embedded source/drain stressor in the recesses. We form a NFET S/D epitaxial Si layer over the NFET SDE regions and a PFET S/D epitaxial Si layer over PFET embedded source/drain stressor. The epitaxial Si layer over PFET embedded source/drain stressor is consumed in a subsequent salicide step to form a stable and low resistivity silicide over the PFET embedded source/drain stressor.Type: GrantFiled: May 17, 2010Date of Patent: October 16, 2012Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Yung Fu Chong, Zhijiong Luo, Joo Chan Kim, Judson Robert Holt
-
Patent number: 8288758Abstract: A lateral heterojunction bipolar transistor (HBT) is formed on a semiconductor-on-insulator substrate. The HBT includes a base including a doped silicon-germanium alloy base region, an emitter including doped silicon and laterally contacting the base, and a collector including doped silicon and laterally contacting the base. Because the collector current is channeled through the doped silicon-germanium base region, the HBT can accommodate a greater current density than a comparable bipolar transistor employing a silicon channel. The base may also include an upper silicon base region and/or a lower silicon base region. In this case, the collector current is concentrated in the doped silicon-germanium base region, thereby minimizing noise introduced to carrier scattering at the periphery of the base. Further, parasitic capacitance is minimized because the emitter-base junction area is the same as the collector-base junction area.Type: GrantFiled: December 2, 2010Date of Patent: October 16, 2012Assignee: International Business Machines CorporationInventors: Tak H. Ning, Kevin K. Chan, Marwan H. Khater
-
Patent number: 8278686Abstract: A vertically-conducting planar-gate field effect transistor includes a silicon region of a first conductivity type, a silicon-germanium layer extending over the silicon region, a gate electrode laterally extending over but being insulated from the silicon-germanium layer, a body region of the second conductivity type extending in the silicon-germanium layer and the silicon region, and source region of the first conductivity type extending in the silicon-germanium layer. The gate electrode laterally overlaps both the source and body regions such that a portion of the silicon germanium layer extending directly under the gate electrode between the source region and an outer boundary of the body region forms a channel region.Type: GrantFiled: May 9, 2011Date of Patent: October 2, 2012Assignee: Fairchild Semiconductor CorporationInventors: James Pan, Qi Wang
-
Patent number: 8269256Abstract: A semiconductor device includes a semiconductor substrate, a gate insulating film formed over the semiconductor substrate, a gate electrode formed on the gate insulating film, a first semiconductor layer which is embedded into a portion on both sides of the gate electrode in the semiconductor substrate, and which includes Si and a 4B group element other than Si, and a second semiconductor layer which is embedded into the portion on both sides of the gate electrode in the semiconductor substrate, so as to be superposed on the first semiconductor layer, and which includes Si and a 4B group element other than Si, wherein the gate electrode is more separated from an end of the first semiconductor layer than from an end of the second semiconductor layer.Type: GrantFiled: October 30, 2008Date of Patent: September 18, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Naoyoshi Tamura
-
Patent number: 8258543Abstract: Quantum-well-based semiconductor devices and methods of forming quantum-well-based semiconductor devices are described. A method includes providing a hetero-structure disposed above a substrate and including a quantum-well channel region. The method also includes forming a source and drain material region above the quantum-well channel region. The method also includes forming a trench in the source and drain material region to provide a source region separated from a drain region. The method also includes forming a gate dielectric layer in the trench, between the source and drain regions; and forming a gate electrode in the trench, above the gate dielectric layer.Type: GrantFiled: December 7, 2009Date of Patent: September 4, 2012Assignee: Intel CorporationInventors: Gilbert Dewey, Marko Radosavljevic, Ravi Pillarisetty, Robert S. Chau, Matthew V. Metz
-
Publication number: 20120217618Abstract: The present invention provides novel silicon-germanium hydride compounds, methods for their synthesis, methods for their deposition, and semiconductor structures made using the novel compounds.Type: ApplicationFiled: February 28, 2012Publication date: August 30, 2012Applicant: The Arizona Board of Regents, a body corporated acting on behalf of Arizona State UniversityInventors: John Kouvetakis, Cole J. Ritter, III
-
Patent number: 8231726Abstract: An object of the present invention is to obtain, with respect to a semiconductor light-emitting element using a group III nitride semiconductor substrate, a semiconductor light-emitting element having an excellent light extraction property by selecting a specific substrate dopant and controlling the concentration thereof. The semiconductor light-emitting element comprises a substrate composed of a group III nitride semiconductor comprising germanium (Ge) as a dopant, an n-type semiconductor layer composed of a group III nitride semiconductor formed on the substrate, an active layer composed of a group III nitride semiconductor formed on the n-type semiconductor layer, and a p-type semiconductor layer composed of a group III nitride semiconductor formed on the active layer in which the substrate has a germanium (Ge) concentration of 2×1017 to 2×1019 cm?3.Type: GrantFiled: January 19, 2007Date of Patent: July 31, 2012Assignee: Panasonic CorporationInventors: Hisashi Minemoto, Yasuo Kitaoka, Yasutoshi Kawaguchi, Yasuhito Takahashi, Yoshiaki Hasegawa
-
Patent number: 8232581Abstract: Manufacturing an III-V engineered substrate involves providing a base substrate comprising an upper layer made of a first III-V compound with a <110> or a <111> crystal orientation, forming an intermediate layer comprising at least a buffer layer of a second III-V compound, wherein the intermediate layer is overlying and in contact with the upper layer of the base substrate. Then a pseudomorphic passivation layer made of a group IV semiconductor material is grown so as to be overlying and in contact with the intermediate layer. This can enable an unpinned interface. The substrate surface can be smoother, implying fewer problems from surface stress. It can be used in electronic devices such as metal-oxide-semiconductor field effect transistors (MOSFETs), high electron mobility transistors (HEMTs), tunneling field effect transistors (TFETs), and optoelectronic devices.Type: GrantFiled: June 24, 2010Date of Patent: July 31, 2012Assignee: IMECInventors: Geoffrey Pourtois, Clement Merckling, Guy Brammertz, Matty Caymax
-
Publication number: 20120181664Abstract: The present invention proposes a strip plate structure and a method of manufacturing the same. In one embodiment, the strip plate structure comprises a strip plate array comprising a plurality of strip plates arranged in a predetermined direction with spacing, each of said strip plates including a first surface facing one side direction of the strip plate structure and a second surface facing an substantially opposite side direction of the strip plate structure; and a plurality of strip sheets, each strip sheet alternately abutting either the first surfaces or the second surfaces of two adjacent strip plates.Type: ApplicationFiled: April 14, 2010Publication date: July 19, 2012Inventors: Huilong Zhu, Haizhou Yin, Zhijiong Luo
-
Patent number: 8222657Abstract: A light emitting apparatus may include a gate metal positioned between a p-type contact and an n-type contact, a gate oxide or other dielectric stack positioned below and attached to the gate metal, a Ge or Si1-zGez channel positioned below and attached to the gate dielectric stack, a buffer, and a silicon substrate positioned below and attached to the buffer. The light emitting apparatus may alternatively include a gate metal positioned between a p-type contact and an n-type contact, a wide bandgap semiconductor positioned below and attached to the gate metal, a Ge or Si1-zGez channel positioned below and attached to the wide bandgap semiconductor, a buffer, and a silicon substrate positioned below and attached to the buffer. Embodiments of the light emitting apparatus may be configured for use in current-injected on-chip lasers, light emitting diodes or other light emitting devices.Type: GrantFiled: February 18, 2010Date of Patent: July 17, 2012Assignee: The Penn State Research FoundationInventors: Jian Xu, Somasundaram Ashok
-
Publication number: 20120175741Abstract: The present disclosure is related to a method for the deposition of a continuous layer of germanium on a substrate by chemical vapor deposition. According to the disclosure, a mixture of a non-reactive carrier gas and a higher order germanium precursor gas, i.e. of higher order than germane (GeH4), is applied. In an example embodiment, the deposition is done under application of a deposition temperature between 275° C. and 500° C., with the partial pressure of the precursor gas within the mixture being at least 20 mTorr for temperatures between 275° C. and 285° C., and at least 10 mTorr for temperatures between 285° and 500° C.Type: ApplicationFiled: January 11, 2012Publication date: July 12, 2012Applicant: IMECInventors: Benjamin VINCENT, Matty CAYMAX, Roger LOO, Johan DEKOSTER
-
Patent number: 8217379Abstract: A variable resistance material for memory applications. The material includes a base Ge—Sb—Te composition and further includes As-doping. The materials were included in variable resistance memory devices. Incorporation of As in the variable resistance composition led to a significant increase in the operational life of the device and, unexpectedly, did not reduce the programming speed of the device. In one embodiment, the composition includes at atomic concentration of Ge in the range from 7%-13%, an atomic concentration of Sb in the range from 50%-70%, an atomic concentration of Te in the range from 20%-30%, and an atomic concentration of As in the range from 2%-15%.Type: GrantFiled: July 20, 2009Date of Patent: July 10, 2012Assignee: Ovonyx, Inc.Inventors: Carl Schell, Guy Wicker, Jon Maimon
-
Publication number: 20120161290Abstract: Direct growth of black Ge on low-temperature substrates, including plastics and rubber is reported. The material is based on highly dense, crystalline/amorphous core/shell Ge nanoneedle arrays with ultrasharp tips (˜4 nm) enabled by the Ni catalyzed vapor-solid-solid growth process. Ge nanoneedle arrays exhibit remarkable optical properties. Specifically, minimal optical reflectance (<1%) is observed, even for high angles of incidence (˜75°) and for relatively short nanoneedle lengths (˜1 ?m). Furthermore, the material exhibits high optical absorption efficiency with an effective band gap of ˜1 eV. The reported black Ge can have important practical implications for efficient photovoltaic and photodetector applications on nonconventional substrates.Type: ApplicationFiled: December 21, 2011Publication date: June 28, 2012Applicant: The Regents of the University of CaliforniaInventors: Ali Javey, Yu-Lun Chueh, Zhiyong Fan
-
Patent number: 8207523Abstract: A method of fabrication of a metal oxide semiconductor field effect transistor is disclosed. At first, a substrate on which a gate structure is formed is provided. Afterward, a portion of the substrate is removed to form a first recess in the substrate at both ends of the gate structure. Additionally, a source/drain extension layer is deposited in the first recess and a plurality of spacers are formed at both ends of the gate structure. Subsequently, a portion of the source/drain extension and the substrate are removed to form a second recess in the source/drain extension and a portion of the substrate outside of the spacer. In addition, a source/drain layer is deposited in the second recess. Because the source/drain extension and the source/drain layer have specific materials and structures, short channel effect is improved and the efficiency of the metal oxide semiconductor field effect transistor is improved.Type: GrantFiled: April 26, 2006Date of Patent: June 26, 2012Assignee: United Microelectronics Corp.Inventors: Chen-Hua Tsai, Bang-Chiang Lan, Yu-Hsin Lin, Yi-Cheng Liu, Cheng-Tzung Tsai
-
Publication number: 20120119332Abstract: A process for producing a semiconductor-on-sapphire article, including: forming a barrier layer and a semiconductor layer on a sapphire substrate, the barrier layer being disposed between the sapphire substrate and the semiconductor layer to inhibit at least one of aluminium from the sapphire and extended defects arising from the sapphire-semiconductor interface from entering the semiconductor layer; wherein the semiconductor is at least one of silicon and a silicon-germanium alloy.Type: ApplicationFiled: June 11, 2010Publication date: May 17, 2012Inventor: Petar Branko Atanackovic
-
Patent number: 8178443Abstract: Hardmask films having high hardness and low stress are provided. In some embodiments a film has a stress of between about ?600 MPa and 600 MPa and hardness of at least about 12 GPa. In some embodiments, a hardmask film is prepared by depositing multiple sub-layers of doped or undoped silicon carbide using multiple densifying plasma post-treatments in a PECVD process chamber. In some embodiments, a hardmask film includes a high-hardness boron-containing film selected from the group consisting of SixByCz, SixByNz, SixByCzNw, BxCy, and BxNy. In some embodiments, a hardmask film includes a germanium-rich GeNx material comprising at least about 60 atomic % of germanium. These hardmasks can be used in a number of back-end and front-end processing schemes in integrated circuit fabrication.Type: GrantFiled: December 4, 2009Date of Patent: May 15, 2012Assignee: Novellus Systems, Inc.Inventors: Vishwanathan Rangarajan, George Andrew Antonelli, Bart van Schravendijk
-
Publication number: 20120112207Abstract: The present disclosure, which is directed to ultra-thin-body-and-BOX and Double BOX fully depleted SOI devices having an epitaxial diffusion-retarding semiconductor layer that slows dopant diffusion into the SOI channel, and a method of making these devices. Dopant concentrations in the SOI channels of the devices of the present disclosure having an epitaxial diffusion-retarding semiconductor layer between the substrate and SOI channel are approximately 50 times less than the dopant concentrations measured in SOI channels of devices without the epitaxial diffusion-retarding semiconductor layer.Type: ApplicationFiled: November 8, 2010Publication date: May 10, 2012Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Pranita Kulkarni, Ghavam G. Shahidi
-
Patent number: 8154082Abstract: A semiconductor device includes an NMISFET region. The NMISFET region includes a Ge nano wire having a triangular cross section along a direction perpendicular to a channel current direction, wherein two of surfaces that define the triangular cross section of the Ge nano wire are (111) planes, and the other surface that define the triangular cross section of the Ge nano wire is a (100) plane; and an Si layer or an Si1-xGex layer (0<x<0.5) on the (100) plane of the Ge nano wire.Type: GrantFiled: January 27, 2010Date of Patent: April 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiko Moriyama, Yoshiki Kamata, Tsutomu Tezuka
-
Patent number: 8154051Abstract: A strained channel transistor can be provided by combining a stressor positioned in the channel region with stressors positioned on opposite sides of the channel region. This produces increased strain in the channel region, resulting in correspondingly enhanced transistor performance.Type: GrantFiled: August 29, 2006Date of Patent: April 10, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hao Wang, Ching-Wei Tsai, Ta-Wei Wang
-
Patent number: 8154084Abstract: A silicon/germanium material and a silicon/carbon material may be provided in transistors of different conductivity type on the basis of an appropriate manufacturing regime without unduly contributing to overall process complexity. Furthermore, appropriate implantation species may be provided through exposed surface areas of the cavities prior to forming the corresponding strained semiconductor alloy, thereby additionally contributing to enhanced overall transistor performance. In other embodiments a silicon/carbon material may be formed in a P-channel transistor and an N-channel transistor, while the corresponding tensile strain component may be overcompensated for by means of a stress memorization technique in the P-channel transistor. Thus, the advantageous effects of the carbon species, such as enhancing overall dopant profile of P-channel transistors, may be combined with an efficient strain component while enhanced overall process uniformity may also be accomplished.Type: GrantFiled: May 28, 2009Date of Patent: April 10, 2012Assignee: GLOBALFOUNDRIES Inc.Inventors: Jan Hoentschel, Vassilios Papageorgiou, Belinda Hannon
-
Patent number: 8129821Abstract: A semiconductor device and a method for fabricating a semiconductor device involve a semiconductor layer that includes a first material and a second material. The first and second materials can be silicon and germanium. A contact of the device has a portion proximal to the semiconductor layer and a portion distal to the semiconductor layer. The distal portion includes the first material and the second material. A metal layer formed adjacent to the relaxed semiconductor layer and adjacent to the distal portion of the contact is simultaneously reacted with the relaxed semiconductor layer and with the distal portion of the contact to provide metallic contact material.Type: GrantFiled: September 17, 2004Date of Patent: March 6, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Matthew T. Currie, Richard Hammond
-
Patent number: 8115195Abstract: A multilayer semiconductor wafer has a substrate wafer having a first side and a second side; a fully or partially relaxed heteroepitaxial layer deposited on the first side of the substrate wafer; and a stress compensating layer deposited on the second side of the substrate wafer. The multilayer semiconductor wafer is produced by a method including depositing on a first side of a substrate a fully or partially relaxed heteroepitaxial layer at a deposition temperature; and at the same temperature or before significantly cooling the wafer from the deposition temperature, providing a stress compensating layer on a second side of the substrate.Type: GrantFiled: March 18, 2009Date of Patent: February 14, 2012Assignee: Siltronic AGInventors: Peter Storck, Martin Vorderwestner
-
Publication number: 20120025269Abstract: A semiconductor structure comprises a substrate and a metal layer disposed over the substrate. The metal layer comprises a first electrical trace and a second electrical trace. The semiconductor structure comprises a conductive pillar disposed directly on and in electrical contact with the first electrical trace; and a dielectric layer selectively disposed between the metal layer and the conductive pillar. The dielectric layer electrically isolates the second electrical trace from the pillar.Type: ApplicationFiled: July 29, 2010Publication date: February 2, 2012Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Ray Parkhurst, Tarak Railkar, William Snodgrass
-
Publication number: 20120025313Abstract: A method of forming a semiconductor structure includes providing a composite substrate, which includes a bulk silicon substrate and a silicon germanium (SiGe) layer over and adjoining the bulk silicon substrate. A first condensation is performed to the SiGe layer to form a condensed SiGe layer, so that the condensed SiGe layer has a substantially uniform germanium concentration. The condensed SiGe layer and a top portion of the bulk silicon substrate are etched to form a composite fin including a silicon fin and a condensed SiGe fin over the silicon fin. The method further includes oxidizing a portion of the silicon fin; and performing a second condensation to the condensed SiGe fin.Type: ApplicationFiled: October 13, 2011Publication date: February 2, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Hung Chang, Yu-Rung Hsu, Chen-Yi Lee, Shih-Ting Hung, Chen-Nan Yeh, Chen-Hua Yu
-
Publication number: 20120018848Abstract: The present disclosure provides a high surface dopant concentration semiconductor device and method of fabricating. In an embodiment, a method of forming the semiconductor device includes providing a substrate, forming a doped region in the substrate, forming a stressing layer over the doped region, performing a boron (B) doping implant to the stressing layer, annealing the B doping implant, and after annealing the B doping implant, forming a silicide layer over the stressing layer.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Lien Huang, Mao-Rong Yeh, Chun Hsiung Tsai, Tsung-Hung Lee, Da-Wen Lin, Tsz-Mei Kwok
-
Patent number: 8101491Abstract: According to an example embodiment, a heterostructure bipolar transistor, HBT, includes shallow trench isolation, STI, structures around a buried collector drift region in contact with a buried collector. A gate stack including a gate oxide and a gate is deposited and etched to define a base window over the buried collector drift region and overlapping the STI structures. The etching process is continued to selectively etch the buried collector drift region between the STI structures to form a base well. SiGeC may be selectively deposited to form epitaxial silicon-germanium in the base well in contact with the buried collector drift region and poly silicon-germanium on the side walls of the base well and base window. Spacers are then formed as well as an emitter.Type: GrantFiled: October 26, 2010Date of Patent: January 24, 2012Assignee: NXP B.V.Inventors: Johannes Josephus Theodorus Marinus Donkers, Tony Vanhoucke, Hans Mertens
-
Patent number: 8097885Abstract: Provided are a compound semiconductor film which is manufactured at a low temperature and exhibits excellent p-type conductivity, and a light emitting film in which the compound semiconductor film and a light emitting material are laminated and with which high-intensity light emission can be realized. The compound semiconductor film has a composition represented by a Cu2—Zn—IV—S4 type, in which the IV is at least one of Ge and Si. The light emitting film includes the light emitting material and the compound semiconductor film laminated on a substrate in the stated order.Type: GrantFiled: May 27, 2008Date of Patent: January 17, 2012Assignee: Canon Kabushiki KaishaInventors: Tomoyuki Oike, Tatsuya Iwasaki
-
Publication number: 20110303291Abstract: There is disclosed a method of forming layers of either GaAs or germanium materials such as SiGe. The germanium material, for example, may be epitaxially grown on a GaAs surface. Layer transfer is used to transfer the germanium material, along with some residual GaAs, to a receiver substrate. The residual GaAs may be then removed by selective etching, with the boundary between the GaAs and the germanium material providing an etch stop.Type: ApplicationFiled: February 17, 2010Publication date: December 15, 2011Inventor: Robert Cameron Harper
-
Publication number: 20110281421Abstract: A method of producing a powder of crystalline germanium.Type: ApplicationFiled: May 7, 2009Publication date: November 17, 2011Inventors: Valery Rosenband, Eric L. Oranstrom, Lorenzo Mangolini
-
Patent number: 8053759Abstract: A substrate material including a Si-containing substrate and an insulating region that is resistant to Ge diffusion present atop the Si-containing substrate. The substrate material further includes a substantially relaxed SiGe alloy layer present atop the insulating region, wherein the substantially relaxed SiGe alloy layer has a planar defect density from about 5000 defects/cm?2 or less. The substrate material may be employed in a heterostructure, in which a strained Si layer is present atop the substantially relaxed SiGe alloy layer of the substrate material.Type: GrantFiled: August 11, 2009Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Stephen W. Bedell, Huajie Chen, Keith E. Fogel, Devendra K. Sadana, Ghavam G. Shahidi
-
Patent number: 8053784Abstract: A channel layer (40) for forming a portion of a carrier path between a source electrode (100) and a drain electrode (110) is formed on a drift layer (30). The channel layer (40) includes Ge granular crystals formed on the drift layer (30), and a cap layer covering the Ge granular crystals.Type: GrantFiled: August 7, 2007Date of Patent: November 8, 2011Assignees: Toyota Jidosha Kabushiki Kaisha, Japan Fine Ceramics CenterInventors: Akinori Seki, Yukari Tani, Noriyoshi Shibata
-
Patent number: 8043919Abstract: A method of fabricating a semiconductor device is provided. A gate structure is formed on a substrate and then a first spacer is formed at a sidewall of the gate structure. Next, recesses are respectively formed in the substrate at two sides of the first spacer. Thereafter, a buffer layer and a doped semiconductor compound layer are formed in each recess. An extra implantation region is respectively formed on the surfaces of each buffer layer and each doped semiconductor compound layer. Afterward, source/drain contact regions are formed in the substrate at two sides of the gate structure.Type: GrantFiled: November 12, 2007Date of Patent: October 25, 2011Assignee: United Microelectronics Corp.Inventors: Tai-Ju Chen, Tung-Hsing Lee, Da-Kung Lo
-
Publication number: 20110254052Abstract: Described herein are semiconductor structures comprising (i) a Si substrate; (ii) a buffer region formed directly over the Si substrate, wherein the buffer region comprises (a) a Ge layer having a threading dislocation density below about 105 cm?2; or (b) a Ge1-xSnx layer formed directly over the Si substrate and a Ge1-x-ySixSny layer formed over the Ge1-xSnx layer; and (iii) a plurality of III-V active blocks formed over the buffer region, wherein the first III-V active block formed over the buffer region is lattice matched or pseudomorphically strained to the buffer region. Further, methods for forming the semiconductor structures are provided and novel Ge1-x-ySixSny, alloys are provided that are lattice matched or pseudomorphically strained to Ge and have tunable band gaps ranging from about 0.80 eV to about 1.4O eV.Type: ApplicationFiled: September 16, 2009Publication date: October 20, 2011Applicant: Arizona Board of Regents, a body corporate acting for and on behalf of Arizona State UniversityInventors: John Kouvetakis, Jose Menendez
-
Patent number: 8039892Abstract: A semiconductor device is disclosed. In one embodiment, the semiconductor device includes a channel formation region formed on a side wall, having a mixture of a first semiconductor material with a first lattice constant, a second semiconductor material and carbon, the second semiconductor material having a second lattice constant differing from the first lattice constant.Type: GrantFiled: April 26, 2007Date of Patent: October 18, 2011Assignee: Infineon Technologies AGInventor: Christian Foerster
-
Patent number: 8039926Abstract: The present invention provides a doped homojunction chalcogenide thin film transistor and a method of fabricating the same, comprising forming an N-type chalcogenide layer constituting a channel layer on a substrate, forming and patterning a diffusion prevention layer on the upper part of the N-type chalcogenide layer, and forming a P-type chalcogenide layer constituting source and drain regions by depositing and diffusing Te alloy on the N-type chalcogenide layer. With the present invention, a thin film transistor can be fabricated using chalcogenide material having N-type conductivity and chalcogenide material having P-type conductivity.Type: GrantFiled: December 5, 2008Date of Patent: October 18, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Kibong Song, Sangsu Lee
-
Publication number: 20110227199Abstract: There is provided a method of producing a semiconductor wafer by thermally processing a base wafer having a portion to be thermally processed that has a single-crystal layer and is to be subjected to thermal processing and a portion to be protected that is to be protected from heal, to be added during the thermal processing. The method comprises a step of forming, above the portion to be protected, a protective layer for protecting the portion to be protected from an electromagnetic wave to be applied to the base wafer, and a step of annealing the portion to be thermally processed, by applying the electromagnetic wave to the entire base wafer.Type: ApplicationFiled: November 26, 2009Publication date: September 22, 2011Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Masahiko Hata, Tomoyuki Takada, Hisashi Yamada
-
Patent number: 8017509Abstract: The present invention relates a method for forming a monocrystalline GeN layer (4) on a substrate (1) comprising at least a Ge surface (3). The method comprises, while heating the substrate (1) to a temperature between 550° C. and 940° C., exposing the substrate (1) to a nitrogen gas flow. The present invention furthermore provides a structure comprising a monocrystalline GeN layer (4) on a substrate (1). The monocrystalline GeN formed by the method according to embodiments of the invention allows passivation of surface states present at the Ge surface (3).Type: GrantFiled: July 20, 2007Date of Patent: September 13, 2011Assignees: IMEC, Vrije Universiteit BrusselInventors: Ruben Lieten, Stefan Degroote, Gustaaf Borghs
-
Publication number: 20110198729Abstract: The present disclosure describes methods for preparing semiconductor structures, comprising forming a Ge1-ySny buffer layer on a semiconductor substrate and forming a tensile strained Ge layer on the Ge1-ySny buffer layer using an admixture of (GeH3)2CH2 and Ge2H6 in a ratio of between 1:10 and 1:30. The disclosure further provides semiconductor structures having highly strained Ge epilayers (e.g., between about 0.15% and 0.45%) as well as compositions comprising an admixture of (GeH3)2CH2 and Ge2H6 in a ratio of between about 1:10 and 1:30. The methods herein provide, and the semiconductor structure provide, Ge epilayers having high strain levels which can be useful in semiconductor devices for example, in optical fiber communications devices.Type: ApplicationFiled: February 23, 2011Publication date: August 18, 2011Applicants: of Arizona State UniversityInventors: John Kouvetakis, Yan-Yan Fang
-
Publication number: 20110193178Abstract: An integrated circuit structure includes a substrate and a germanium-containing semiconductor fin over the substrate. The germanium-containing semiconductor fin has an upper portion having a first width, and a neck region under the upper portion and having a second width smaller than the first width.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Chang, Jeffrey Junhao Xu, Chien-Hsun Wang, Chih-Hsiang Chang
-
Patent number: RE43840Abstract: A silicon carbide (SiC) substrate is provided with an off-oriented {0001} surface whose off-axis direction is <11-20>. A trench is formed on the SiC to have a stripe structure extending toward a <11-20> direction. An SiC epitaxial layer is formed on an inside surface of the trench.Type: GrantFiled: October 21, 2010Date of Patent: December 4, 2012Assignee: DENSO CORPORATIONInventors: Mitsuhiro Kataoka, Yuuichi Takeuchi, Masami Naito, Rajesh Kumar, Hiroyuki Matsunami, Tsunenobu Kimoto