On Insulating Carrier Other Than A Printed Circuit Board Patents (Class 257/668)
-
Patent number: 7053468Abstract: The present invention relates to an IC substrate provided with over voltage protection functions and thus, a plurality of over voltage protection devices are provided on a single substrate to protect an IC chip directly. According to the present invention, there is no need to install protection devices at respective I/O ports on a printed circuit board to prevent the IC devices from damage by surge pulses. Therefore, the costs to design circuits are reduced, the limited space is efficiently utilized, and unit costs to install respective protection devices are lowered down.Type: GrantFiled: June 18, 2003Date of Patent: May 30, 2006Assignee: Inpaq Technology Co., Ltd.Inventor: Chun-Yuan Lee
-
Patent number: 7045890Abstract: A heat spreader and stiffener device has a stiffener portion extending towards a center of the heat spreader and stiffener device and mountable to a die-side surface of a substrate.Type: GrantFiled: September 28, 2001Date of Patent: May 16, 2006Assignee: Intel CorporationInventors: Hong Xie, Kristopher Frutschy, Koushik Banerjee, Ajit Sathe
-
Patent number: 7045901Abstract: A chip package for semiconductor chips is provided by the method of forming a chip package includes the steps of forming a printed circuit board with a window therethrough; forming semiconductor chip connections of one or more primary chips which overlie the window to the printed circuit board by solder connections, locating a suspended semiconductor chip within the window, and connecting the suspended semiconductor chip to one or more primary chips overlying the window in a chip-on-chip connection. A bypass capacitor is formed on the printed circuit board.Type: GrantFiled: February 21, 2003Date of Patent: May 16, 2006Assignee: Megic CorporationInventors: Mou-Shiung Lin, Bryan Peng
-
Patent number: 7042104Abstract: A semiconductor package and a method of manufacturing the same: The package includes a substrate, an external connection terminal portion on at least one edge thereof; a semiconductor chip bonded to the substrate, the semiconductor chip including a plurality of bonding pads; and a flexible film, which electrically connects the semiconductor chip to the external connection terminal portion.Type: GrantFiled: July 20, 2004Date of Patent: May 9, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-young Hong
-
Patent number: 7042098Abstract: An integrated circuit is packaged using a package substrate that has a bottom side with a regular array of connection points and a top side with the integrated circuit on it. Vias in the package substrate provide electrical connection between the top and bottom sides. The vias have a via capture pad to which a wire may be wire bonded so that the wires from the IC to the substrate top side directly contact the vias at their capture pads without the need for traces from a top side bond pad to a via. The via capture pad is shaped to include at least one sharp edge to improve the ability of a wirebonder with pattern recognition software to locate the capture pad and place the wire.Type: GrantFiled: July 7, 2003Date of Patent: May 9, 2006Assignee: Freescale Semiconductor,INCInventors: Fuaida Harun, Liang Jen Koh, Lan Chu Tan
-
Patent number: 7042072Abstract: A semiconductor package and method of producing the same has a semiconductor die having a first face and a second face. A coating material is coupled to the second face of the semiconductor die. A substrate having a cavity is provided wherein the semiconductor die is placed within the cavity. An encapsulant is used to encapsulate the second face of the semiconductor die placed in the cavity. Connection members are provided to couple the semiconductor die and the substrate in order to transfer signals between the semiconductor die and the substrate. Terminal members are couple to the substrate to connect the semiconductor package to an external device. In the semiconductor package, a thermal expansion coefficient of the coating material C and a thermal expansion coefficient of the encapsulant E should be approximately equal in value in order to limit the problems associated with warpage.Type: GrantFiled: August 2, 2002Date of Patent: May 9, 2006Assignee: Amkor Technology, Inc.Inventors: Young Ho Kim, Seok Hyun Choi, Choon Heung Lee, Sung Su Park, Sung Soon Park
-
Patent number: 7042070Abstract: A method for attaching an integrated circuit chip to an organic substrate comprising the steps of providing an integrated circuit chip having an active and a passive surface, said active surface including a protective polymer layer; activating said polymer layer by exposing it to reactive ion etching plasma, thereby increasing the surface roughness and imparting affinity to adhesion; providing an electrically insulating substrate having first and second surfaces; and contacting said second surface of said substrate to said activated polymer layer on said chip, whereby strong adhesion is exerted at the interface between said layer and said substrate, directly attaching said substrate to said chip.Type: GrantFiled: July 2, 2003Date of Patent: May 9, 2006Assignee: Texas Instruments IncorporatedInventors: Chee Kiang Yew, Masazumi Amagai
-
Patent number: 7042069Abstract: A plurality of leads includes a plurality of lead groups, each of which are formed of at least two first leads, and a plurality of second leads. Each of the second leads is positioned between an adjacent pair of the lead groups. Each of an outermost pair of the first leads of each of the lead groups includes a first portion and a second portion, the first portion of each of the outermost pair of the first leads being positioned at a first spacing apart and the second portion of each of the outermost pair of the first leads being positioned at a second spacing apart which is smaller than the first spacing. Each of the second leads is disposed in a manner to avoid a region that is sandwiched between the first portion of each of the adjacent pair of the lead groups and has a portion that is disposed in a region that is sandwiched between the second portion of each of the adjacent pair of the lead groups.Type: GrantFiled: November 26, 2004Date of Patent: May 9, 2006Assignee: Seiko Epson CorporationInventor: Tatsuhiro Urushido
-
Patent number: 7036218Abstract: A method for producing a wafer interposer (210) for use in a wafer interposer assembly is disclosed. The wafer interposer (210) is produced by attaching solder bumps (140) to a lower surface of a support (120). First electrical terminals (130) are attached to an upper surface of the support (120) and substantially correspond to the solder bumps (140). First electrical pathways are provided that passes through the support (120) and connect the solder bumps (140) to the first electrical terminals (130). Second electrical terminals (310) are attached to the upper surface of the support (120). Second electrical pathways (320) connect the first electrical terminals (130) to the second electrical terminals (310).Type: GrantFiled: February 24, 2003Date of Patent: May 2, 2006Assignee: Eaglestone Partners I, LLCInventor: John L. Pierce
-
Thermally conductive substrate, thermally conductive substrate manufacturing method and power module
Patent number: 7033865Abstract: By providing an end portion of a radiation plate located on and near an end portion of an insulator sheet, to which a lead frame extends, at a position away from the end portion of the insulator sheet inside of the insulator sheet in a plane direction of the insulator sheet, it is possible to secure a creeping distance between the lead frame and the radiation plate without decreasing a lead frame area on which components can be actually mounted.Type: GrantFiled: August 26, 2003Date of Patent: April 25, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Yoshihisa Yamashita, Koichi Hirano, Seiichi Nakatani, Mitsuhiro Matsuo -
Patent number: 7026192Abstract: A terminal land frame includes a frame body and a plurality of lands. Each of these lands is formed out of the frame body to be connected to the frame body via a thinned portion and protrude therefrom. When the lands are pressed in a direction in which the lands protrude from the frame body, the thinned portions are fractured and the lands are easily separable from the frame body. A semiconductor chip is mounted on some of the lands of the terminal land frame, and the chip, wires, etc. are single-side-molded with a resin encapsulant. Thereafter, when the lands are pressed on the bottom, the lands are separated from the frame body. As a result, a structure, in which the lower part of each of these lands protrudes downward from the lower surface of the resin encapsulant, is obtained, and protruding portion is used as an external electrode.Type: GrantFiled: June 10, 2002Date of Patent: April 11, 2006Assignee: Matsushita Electric Industrial Co. Ltd.Inventors: Masanori Minamio, Osamu Adachi, Toru Nomura
-
Patent number: 7019389Abstract: A lead frame and a semiconductor package with the lead frame are provided. The lead frame includes a die pad for mounting at least one semiconductor chip thereon; at least one grounding portion protruded from the die pad; and a plurality of leads. The grounding portion has a grounding surface and an opposing bottom surface, wherein the thickness of the grounding portion is smaller than that of the die pad, and a ground pad is formed on the grounding surface for connecting at least one grounding wire to the chip for transmitting ground signals. A plurality of bonding wires are connected from the chip to the leads such that the chip can be electrically connected to an external device via the bonding wires and leads. By the above arrangement, the grounding wire can be prevented from breakage by thermal stress in a high-temperature process, and the production yield is improved.Type: GrantFiled: February 18, 2004Date of Patent: March 28, 2006Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Jeng-Yuan Lai, Yuan-Lin Tzeng, Ya-Yi Lai
-
Patent number: 7015570Abstract: A multi-connect substrate, module including the substrate and an Integrated Circuit (IC) chip packaged in the module. The multi-connect substrate includes a multilayered substrate with at least one edge terminal array and one inboard terminal array on one face. An exterior terminal array is located on an opposite face. Signal wires pass through the multilayered substrate, connecting edge terminals to inboard terminals and inboard terminals with a exterior array terminals.Type: GrantFiled: December 9, 2002Date of Patent: March 21, 2006Assignee: International Business Machines Corp.Inventors: Philip G. Emma, Arthur R. Zingher
-
Patent number: 7002249Abstract: A semiconductor device package is disclosed which includes inter-digitated input and output bond wires configured to increase the negative mutual inductive coupling between the wires, thus reducing the overall parasitic inductance of the device. In one embodiment, the microelectronic component includes a semiconductor device coupled to a substrate, such as a lead frame, a first set of bond wires connected to the semiconductor device for providing current flow into the semiconductor device, and a second set of bond wires that are in a current loop with the first set of bond wires and are connected to the semiconductor device for providing current flow out of the semiconductor device, wherein the first and second set of bond wires are configured in an inter-digitated pattern to increase the magnitude of mutual inductive coupling between the first and second set of bond wires.Type: GrantFiled: November 12, 2002Date of Patent: February 21, 2006Assignee: Primarion, Inc.Inventors: Thomas P. Duffy, John Ryan Goodfellow, Robert T. Carroll, Kevin J. Cote, Sampath K. V. Karikalan, Suresh Golwalkar
-
Patent number: 6992372Abstract: The present invention provides a flat film carrier tape for mounting electronic devices thereon which tape can enhance reliability of a semiconductor chip mounting line. The film carrier tape includes a continuous insulating layer, a wiring pattern formed of a conductor layer provided on a surface of the insulating layer, a row of sprocket holes provided along respective longitudinal edges of the insulating layer, which said row of sprocket holes are at the outer sides of the wiring pattern, and a metallic layer formed around said row of sprocket holes, wherein the metallic layer is provided in a discontinuous manner in the longitudinal direction of the insulating layer by provision of slits on the insulating layer at intervals of three to eight said sprocket holes.Type: GrantFiled: December 22, 2003Date of Patent: January 31, 2006Assignee: Mitsui Mining & Smelting Co., Ltd.Inventor: Shinichi Sumi
-
Patent number: 6992397Abstract: A flip chip package, apparatus and technique in which a ball grid array composed of a doped eutectic Pb/Sn solder composition is used. The dopant in the Pb/Sn solder forms a compound or complex with the phosphorous residue from the electroless nickel plating process that is mixable with the Pb/Sn solder. The phosphorous containing compound or complex prevents degradation of the solder/under bump metallization bond associated with phosphorus residue. The interfacial solder/under bump metallization bond is thereby strengthened. This results in fewer fractured solder bonds and greater package reliability.Type: GrantFiled: February 9, 2004Date of Patent: January 31, 2006Assignee: Altera CorporationInventor: My Nguyen
-
Patent number: 6992378Abstract: A socket and package apparatus are disclosed for increasing the amount of power that can be delivered from an IC board to an IC where the IC package is mounted in a socket connected to the IC board. The apparatus has two separable and distinct parts designed to electrically engage. The package is designed with a power bar where the panels of the power bar are permanently and electrically connected to various power planes of the IC package along its entire adjacent wall. The socket is designed with a power bar carrier designed to maximize the current flow from the IC board to the power bar. The package is then engaged into the socket.Type: GrantFiled: December 30, 2000Date of Patent: January 31, 2006Assignee: Intel CorporationInventors: Hong Xie, Brent Stone
-
Patent number: 6986197Abstract: A method is provided for processing leadframe items of two or more types to form integrated circuit packages. The leadframe items are delivered along respective input paths and are received into holders, which are moved alternately between a processing region and a respective leadframe item reception position on a respective input path such that each of the holders moves to the processing region at a time when the other of the holders moves to its respective reception position. The leadframe items are delivered from the respective reception position to the processing region, and are then sent for encapsulation.Type: GrantFiled: December 6, 2001Date of Patent: January 17, 2006Assignee: ASM Technology Singapore PTE Ltd.Inventors: Jian Wu, Yan Zhou, Shu Chuen Ho, Teng Hock Kuah
-
Patent number: 6984894Abstract: A system and method for encapsulating an integrated circuit package. More specifically, a system and method for encapsulating a board-on-chip package is described. A strip of material is disposed on one end of the slot in the substrate to control the flow of the molding compound during the encapsulation process.Type: GrantFiled: April 23, 2003Date of Patent: January 10, 2006Assignee: Micron Technology, Inc.Inventor: Brad D. Rumsey
-
Patent number: 6984884Abstract: A main lead (2) is a single body comprised of an inner lead (2a) and an outer lead (2b) which are integrally formed, the bonding wires are arranged in parallel and fixed onto the inner lead (2a) by the wire bonding portions (3b), and the outer lead are exposed from the mold resin to the outside for electrical connection, and a plurality of through holes (8) penetrating the main terminal lead are formed in the outer vicinity of the wire bonding portions (3b) within the inner lead (2a), and the through holes are arranged substantially in parallel to the arrangement direction of the wire bonding portions (3b) so as to correspond to the entire wire bonding portions (3b).Type: GrantFiled: May 3, 2004Date of Patent: January 10, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Masao Kikuchi, Dai Nakajima, Koichi Tsurusako, Kunihiro Yoshihara
-
Patent number: 6979888Abstract: A semiconductor device assembly having a lead frame and a semiconductor die configured to be attached to each other is disclosed. An adhesive is applied at room temperature through a stencil to the lead frame. The semiconductor die is urged against the adhesive to effect the attachment between the semiconductor device and the lead frame. The adhesive preferably is from about 75 percent to about 95 percent isobutyl acetal diphenol copolymer and from about 25 percent to about 5 percent, respectively, of titanium oxide.Type: GrantFiled: December 28, 2001Date of Patent: December 27, 2005Assignee: Micron Technology, Inc.Inventors: Ford B. Grigg, Warren M. Farnworth
-
Patent number: 6979887Abstract: Support matrices for semiconductors are often encapsulated in a region of the bonding leads, the so-called bonding channel. The encapsulation is effected using a dispensable material that can flow onto the support matrix and causes contamination there. In order to prevent this flow, the support matrix for integrated semiconductors has a frame, conductor track structures and at least one bonding channel. In the bonding channel bonding leads or wires for connecting the conductor track structures to the integrated semiconductor are disposed. Disposed along the edge of the bonding channel a barrier for preventing the flow of flowable material from the bonding channel onto the frame and/or the conductor track structures. A method for producing such support matrices is likewise disclosed.Type: GrantFiled: July 9, 2001Date of Patent: December 27, 2005Assignee: Infineon Technologies AGInventors: Knut Kahlisch, Henning Mieth
-
Patent number: 6975021Abstract: The invention relates to a carrier for supporting a substrate film during the chip-substrate assembly and bonding process. The carrier provides enhanced rigidity to the substrate film. The degree of rigidity and/or flexibility provided can be controlled by selection of the carrier dimensions, configuration and material choice. Advantages of embodiments of the carrier include easier handling, reduced probability of defective end products, and increased control in choosing the thinness of the substrate film. For example, the substrate film carrier can be used for lead-over-chip (LOC) assemblies and lead-under-chip (LUC) assemblies to create ball grid arrays (BGA), pin grid arrays (PGA), dual in-line packages (DIP), and the like.Type: GrantFiled: September 3, 1999Date of Patent: December 13, 2005Assignee: Micron Technology, Inc.Inventor: Brenton L. Dickey
-
Patent number: 6975039Abstract: A semiconductor package includes a semiconductor chip having a major surface and first pads formed on the major surface. The semiconductor package also includes a package substrate having (a) opposite first and second major surfaces, (b) a side surface extending between the first and second major surfaces, (c) a pad forming region adjacent to and along the side surface, (d) second pads formed on the pad forming region, (e) external electrodes formed on the first major surface of the package substrate, wherein the second major surface of the package substrate is fixed to the major surface of the semiconductor chip, and wherein the external electrodes are electrically connected to the second pads. The semiconductor package further includes bonding wires electrically connecting the first pads to the second pads and a sealing material covering the bonding wires and first and second pads.Type: GrantFiled: November 14, 2003Date of Patent: December 13, 2005Assignee: Oki Electric Industry Co., Ltd.Inventors: Kiyoshi Hasegawa, Fumihiko Ooka
-
Patent number: 6963127Abstract: Protective structures for bond wires or other intermediate conductive elements of a semiconductor device assembly cover the intermediate conductive elements without covering a substantial portion of a semiconductor device from which the intermediate conductive elements extend. In addition to coating at least portions of one or more intermediate conductive elements, the protective structure may include a fence which is configured to receive a semiconductor device. Such a fence may be formed integrally with the remainder of the protective structure or a separately formed member. The protective structures may be formed from a photopolymer material which has been at least partially cured, for example, by stereolithography processes. Accordingly, the protective structures may include a single layer or a plurality of superimposed, contiguous, mutually adhered layers.Type: GrantFiled: August 14, 2003Date of Patent: November 8, 2005Assignee: Micron Technology, Inc.Inventor: Salman Akram
-
Patent number: 6958535Abstract: A semiconductor module includes a circuit substrate composed of a wiring pattern, an electrical insulating layer and a thermal radiation board, and in use is fixed to an external thermal radiation member, in which the electrical insulating layer is composed of a thermal conductive mixture containing 70-95 wt % of an inorganic filler and 5-30 wt % of a thermosetting resin. A warping degree of the circuit substrate with respect to the external thermal radiation member is at most 1/500 of a length of the substrate, and the circuit substrate warps to protrude toward the thermal radiation board as the temperature rises. Accordingly, the thermal radiation property does not deteriorate even when the temperature rises in use. At a time of fixing the circuit substrate to the external thermal radiation member, the thermal resistance is kept to be a sufficiently low level.Type: GrantFiled: September 18, 2001Date of Patent: October 25, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Koichi Hirano, Yoshihisa Yamashita, Seiichi Nakatani
-
Patent number: 6958527Abstract: A wiring board includes a substrate, and an interconnect pattern which is formed on the substrate and includes a land. A penetration hole, which exposes the substrate, is formed in the land. The penetration hole is formed in a region along a periphery of the land.Type: GrantFiled: September 4, 2003Date of Patent: October 25, 2005Assignee: Seiko Epson CorporationInventor: Terunao Hanaoka
-
Patent number: 6956282Abstract: The invention is a leadframe/stabilizer (35) for use with semiconductor devices. Stabilizer (35) is for stabilizing the space between of lead frame leads (36–39) and improving the lead to lead spacing and to improve lead tip planarity. Stabilizer (35) extends partially along the length of and on each side of said lead frame leads (36–39) and include a die pad mount (40), integral with and forming a part of said stabilizer 35.Type: GrantFiled: November 5, 1997Date of Patent: October 18, 2005Assignee: Texas Instruments IncorporatedInventors: Robert Alvarez, Paul R. Moehle, Harold T. Kellher
-
Patent number: 6953989Abstract: A film carrier tape for mounting electronic devices thereon having a mounting unit in which a wiring pattern is formed by etching on a base material, wherein the mounting unit has a target mark to be a reference of an alignment for carrying out final defect marking in a target position on the mounting unit by marking means as a pattern formed on the base material by the etching, and a defect marking method using the same are provided.Type: GrantFiled: January 28, 2004Date of Patent: October 11, 2005Assignee: Mitsui Mining & Smelting Co., Ltd.Inventor: Tatsuya Kiriyama
-
Patent number: 6953987Abstract: A composite integrated circuit is formed by being molded with a mold resin, including a seat member of a lead frame, a substrate attached on the seat member of the lead frame, a heater element, and a temperature-restricted element. Here, the heater element and the temperature-restricted element are mounted on the substrate. The seat member of the lead frame includes a hollow member that is located under an intermediate area between the heater element and the temperature-restricted element.Type: GrantFiled: July 24, 2003Date of Patent: October 11, 2005Assignee: Denso CorporationInventors: Koji Numazaki, Mitsuhiro Saitou
-
Patent number: 6951980Abstract: A package for an electrical device having at least one connection locus for providing selected electrical access to the device includes: (a) a substrate having an accommodation site; (b) at least one electrically conductive mass arranged with the substrate in a neighboring relationship with the accommodation site; (c) at least one connection structure coupling the at least one connection locus with the at least one conductive mass when the device is situated at the accommodation site in an assembled orientation; and (d) an enclosing structure substantially enclosing the device and a portion of the substrate. The enclosing structure and the at least one conductive mass cooperate to present at least one contact structure accessible from exterior of the enclosing structure configured for effecting surface mounting of the package in a circuit.Type: GrantFiled: September 29, 2001Date of Patent: October 4, 2005Assignee: Texas Instruments IncorporatedInventor: Akira Matsunami
-
Patent number: 6948239Abstract: A method for fabricating a semiconductor apparatus using a board frame. A wiring board region of the frame includes an island on which a semiconductor device is mounted. A marginal region of the frame surrounds the wiring board region. A frame region is located around the marginal region. A support region extends between the wiring board region and the frame region to connect the wiring board region and frame region together through the support region. The marginal region is removed from the board frame and then put back to its original position, while maintaining the wiring board region connected to the frame region through the support region. Then, the device is mounted onto the island. Next, transfer-molding is performed on the device using a die set that includes a gate through which a thermosetting resin is guided into a cavity. Then, the marginal region is removed completely from the board frame.Type: GrantFiled: December 12, 2002Date of Patent: September 27, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Takahiro Oka
-
Patent number: 6949824Abstract: A technique is provided for dissipating heat from an integrated circuit within a package. A thermally conductive strip may be installed between an integrated circuit and a substrate before packaging. The package is formed from molded epoxy formed around the integrated circuit and substrate with a portion of the thermally conductive strip extending beyond the confines of the package. Heat is conducted from the integrated circuit through the thermally conductive strip to the environment surrounding the package. A thermally conductive strip may be installed within a package by an adhesive or other mechanically means. A thermally conductive strip may be comprised of a metallic foil or other thermally conductive material.Type: GrantFiled: April 12, 2000Date of Patent: September 27, 2005Assignee: Micron Technology, Inc.Inventor: Casey L. Prindiville
-
Patent number: 6946802Abstract: An electronic module includes an EL section; a first substrate on which the EL section is formed; a second substrate attached to the first substrate; an integrated circuit chip mounted on the second substrate; a plurality of first power supply interconnects formed on the first substrate, extending through a pair of regions located on both sides of the EL section; and a plurality of second power supply interconnects formed on the second substrate, extending through a pair of regions located on both sides of the integrated circuit chip.Type: GrantFiled: August 28, 2003Date of Patent: September 20, 2005Assignee: Seiko Epson CorporationInventor: Takaaki Hayashi
-
Patent number: 6943443Abstract: Bumps are formed on electrodes of semiconductor elements, and moreover, the semiconductor elements with the bumps are electrically connected to metallic members having installation members, whereby wiring lines are eliminated. Stray inductance and conduction resistance resulting from wiring lines can be reduced. A conventional dented connector and a projecting connector are eliminated by connecting the installation members to a second circuit board, thereby enabling an electronic circuit device of a power control system to be made compact.Type: GrantFiled: January 15, 2002Date of Patent: September 13, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kazuhiro Nobori, Satoshi Ikeda, Yasushi Kato, Yasufumi Nakajima
-
Patent number: 6940168Abstract: A ball grid array electronic package is attached to a substrate by means of solder balls and solder paste. Connection is made between a contact on the ball grid array and a solder ball by means of a first joining medium, such as a solder paste. Connection is made between a solder ball and a contact arranged on the substrate by means of a second joining medium. The contact arranged on the substrate is substantially quadrilateral in shape, and preferably substantially square in shape. Connection to the substrate, e.g., using round solder balls, is much more easily detected, e.g., by x-ray, than when using round pads, especially those having a smaller diameter than the balls.Type: GrantFiled: March 12, 2001Date of Patent: September 6, 2005Assignee: International Business Machines CorporationInventors: John Joseph Garrity, John James Hannah McMorran
-
Patent number: 6940177Abstract: A semiconductor package comprising a semiconductor wafer having an active surface comprising at least one integrated circuit, wherein each integrated circuit has a plurality of bond pads; and at least one cured silicone member covering at least a portion of the active surface, wherein at least a portion of each bond pad is not covered by the silicone member, the silicone member has a coefficient of linear thermal expansion of from 60 to 280 ?m/m° C. between ?40 and 150° C. and a modulus of from 1 to 300 MPa at 25° C., and the silicone member is prepared by the method of the invention.Type: GrantFiled: May 16, 2002Date of Patent: September 6, 2005Assignee: Dow Corning CorporationInventors: Stanton James Dent, Lyndon James Larson, Robert Thomas Nelson, Debra Charilla Rash
-
Patent number: 6937479Abstract: A sensor isolation system including a sensor, a package for the sensor, and a compliant interposer disposed between the sensor and the package and interconnecting the sensor to the package to isolate the sensor from thermal and mechanical stresses and yet at the same time providing a physical interconnect between the sensor and the package.Type: GrantFiled: May 9, 2002Date of Patent: August 30, 2005Assignee: The Charles Stark Draper Laboratory, Inc.Inventors: Richard S. Anderson, David S. Hanson, Frederick J. Kasparian, Thomas F. Marinis, Joseph W. Soucy
-
Patent number: 6936916Abstract: A method and apparatus for supporting a microelectronic substrate. The apparatus can include a microelectronic substrate and a support member carrying the microelectronic substrate. The apparatus can further include a first connection structure carried by the support member. The first connection structure can have a first bond site configured to receive a flowable conductive material, and can further have at least two first elongated members connected and extending outwardly from the first bond site. Each first elongated member can be configured to receive at least a portion of the flowable conductive material from the first bond site, with none of the first elongated members being electrically coupled to the microelectronic substrate. The assembly can further include a second connection structure that is electrically coupled to the microelectronic substrate and that can include second elongated members extending away from a second bond site.Type: GrantFiled: February 10, 2004Date of Patent: August 30, 2005Assignee: Micron Technology, Inc.Inventors: Stephen Moxham, William Stephenson
-
Patent number: 6933612Abstract: A semiconductor device for an improved heatsink structure. The semiconductor device is composed of a first substrate, a first heatsink plate connected to the first substrate, a second substrate having a rear surfaces connected to the first heatsink plate, a semiconductor chip having a main surface bonded to a main surface of the second substrate, and a second heatsink plate connected to a rear surface of the semiconductor chip.Type: GrantFiled: October 17, 2003Date of Patent: August 23, 2005Assignee: NEC Electronics CorporationInventor: Naoto Kimura
-
Patent number: 6924557Abstract: The present invention discloses a semiconductor package, wherein several chips can be packed thereinto. The present invention uses under bump metallurgies or bonding wires to connect the associated circuits of at least two chips in serial or in parallel. At least one slicing path is located between the at least two chips and a substrate is provided with an upper surface and a lower surface in which the upper surface is flip-chip bonded with the at least two chips.Type: GrantFiled: December 23, 2002Date of Patent: August 2, 2005Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Jen-Kuang Fang
-
Patent number: 6924549Abstract: Means for forming a package is disclosed on which is mounted a semiconductor chip with a high-speed LSI formed thereon, using a wire bonding method. The package comprises a semiconductor chip, a die pad smaller than a main surface of the semiconductor chip, a sealing member, plural leads each comprising an outer terminal portion and an inner lead portion, and plural bonding wires for connection between bonding pads formed on the semiconductor chip and the inner lead portions of the leads, each of the inner lead portions being bent in a direction away from a mounting surface of the sealing member, thereby approximating the height of the chip-side bonding pads and that of a bonding position of the inner lead portions to each other, whereby the wire length can be made shorter and it is possible to suppress an increase in inductance of the wire portions and attain impedance matching at various portion of a high-frequency signal input/output transmission path.Type: GrantFiled: July 18, 2003Date of Patent: August 2, 2005Assignee: Hitachi, Ltd.Inventors: Fujiaki Nose, Hiroshi Kikuchi, Satoshi Ueno, Norio Nakazato
-
Patent number: 6921966Abstract: A semiconductor integrated circuit device, and method of manufacturing the same, having a conventional-type lead frame with the die paddle removed. In particular, the die paddle is replaced with a section of tape that is supported by the ends of the lead fingers. The semiconductor die is attached to the tape so that it may be wire bonded to the lead fingers. The tape contains at least one slot to allow for expansion and/or contraction of the tape due to various temperatures experienced during the manufacturing process so that the tape does not wrinkle or warp to alter the position of the die.Type: GrantFiled: November 7, 2002Date of Patent: July 26, 2005Assignee: Micron Technology, Inc.Inventors: David J. Corisis, Larry D. Kinsman, Jerry M. Brooks
-
Patent number: 6919624Abstract: It is difficult to check the mounted state of solder by means of visual inspection after the mounting of a semiconductor device according to a conventional art, in particular, a CSP-semiconductor device, to a substrate and a problem arises wherein defective products increase and yield decreases. Terminals 50, 51, 52 and 53 for external connection are exposed from second main surface 412 of first insulating substrate 41 in the semiconductor device according to the present invention. Thus, second insulating substrate 48 is adhered to second main surface 412 so as to surround the internal portions of these terminals for external connection. Thereby, second insulating substrate 48 serves as a background mirror so that the mounted state of deep portions of the solder can be ascertained at the time of visual inspection of the mounted state of solder after the mounting of the semiconductor device to the substrate.Type: GrantFiled: August 28, 2003Date of Patent: July 19, 2005Assignees: Sanyo Electric Co., Ltd., Kanto Sanyo Semiconductors Co., Ltd.Inventors: Takayuki Tani, Takao Shibuya
-
Patent number: 6919646Abstract: A semiconductor device in which a semiconductor element and a substrate are disposed face-to-face is obtained by: providing a sealing resin, which is a mixture of a thermoplastic resin and a thermosetting resin, between the semiconductor element and the substrate; heating at a temperature greater than a melting temperature of the thermoplastic resin; applying pressure to the sealing resin so that it spreads through the space between the semiconductor element and the substrate; melt-bonding the semiconductor element and the substrate through a cooling contraction of the thermoplastic resin component; and heating at a temperature less than a melt bond temperature of the thermoplastic resin component to cure the thermosetting resin component.Type: GrantFiled: March 11, 2003Date of Patent: July 19, 2005Assignee: NEC Electronics CorporationInventor: Rieka Ohuchi
-
Patent number: 6919513Abstract: A film carrier tape and a method of forming a film carrier tape that incorporates a polymeric reinforcement film are provided for decreasing the deformation of and damage to film carrier tapes by forces resulting from contact with sprocket teeth during the semiconductor assembly process. The reinforcement film may include one or more synthetic resins and may increase the useable area of a base film used in forming film carrier tapes.Type: GrantFiled: July 18, 2003Date of Patent: July 19, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ye-Chung Chung, Si-Hoon Lee
-
Patent number: 6914326Abstract: A method and apparatus for improving the laminate performance of the solder balls in a BGA package. Specifically, the ball pads on the substrate are configured to increase the shear force necessary to cause delamination of the solder balls. Conductive traces extending planarly from the pads and arranged in specified configurations will increase the shear strength of the pad.Type: GrantFiled: April 23, 2003Date of Patent: July 5, 2005Assignee: Micron Technology, Inc.Inventors: Brad D. Rumsey, Patrick W. Tandy, Willam J. Reeder, Stephen F. Moxham, Steven G. Thummel, Dana A. Stoddard, Joseph C. Young
-
Patent number: 6909184Abstract: There is disclosed a TAB style BGA type semiconductor device. This semiconductor device comprises a semiconductor chip on which an integrated circuit is formed, and a polyimide tape which has a conductive pattern and which is allowed to adhere to the semiconductor chip. The conductive pattern includes a bonding portion connected to the pad of the semiconductor chip, a pad portion connected to the outside electrode, and an electrically floating island-like portion in addition to a wiring portion for connecting the bonding portion and the pad portion.Type: GrantFiled: October 22, 2002Date of Patent: June 21, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Toshihiro Ushijima, Isao Baba, Takamitsu Sumiyoshi
-
Patent number: 6909167Abstract: Two dice may be provided within a single package so that one pin and associated leadfinger may be coupled to bond pads on different dice. This may mean that two different bond pads on different dice are coupled, for example by wirebonding, to the same leadfinger. An adhesive tape may be secured so as to bridge the two dice. One or more conductive traces are formed on the upper side of the adhesive tape and adhesive is provided on the other side to secure the tape to the two dice. As a result, wire bonds may be made from a pad on one die to a trace and then from the opposite side of the trace to a leadfinger. At the same time, a wire bond may be made from a pad on the other die to the same leadfinger. In another embodiment, an adhesive tape with a conductive trace on it may be used as a wire bond bridge to join spaced bond pads on a single chip.Type: GrantFiled: May 14, 2004Date of Patent: June 21, 2005Assignee: Micron Technology, Inc.Inventor: Jicheng Yang
-
Patent number: 6906415Abstract: A multidie semiconductor device (MDSCD) package includes a generally planar interposer comprising a substrate with a central receptacle, upper surface conductors, and outer connectors on the lower surface of the interposer. Conductive vias connect upper surface conductors with outer connectors. One or more semiconductor devices may be mounted in the receptacle and one or more other semiconductor devices mounted above and/or below the interposer and attached thereto. The package may be configured to have a footprint not significantly larger than the footprint of the largest device and/or a thickness not significantly greater than the combined thickness of included devices. Methods for assembling and encapsulating packages from multidie wafers and multi-interposer sheets or strips are disclosed. Methods for combining a plurality of packages into a single stacked package are disclosed.Type: GrantFiled: June 27, 2002Date of Patent: June 14, 2005Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, Setho Sing Fee, Tay Wuu Yean, Lim Thiam Chye