With Structure For Mounting Semiconductor Chip To Lead Frame (e.g., Configuration Of Die Bonding Flag, Absence Of A Die Bonding Flag, Recess For Led) Patents (Class 257/676)
-
Patent number: 11967507Abstract: A method of tie bar removal is provided. The method includes forming a leadframe including a tie bar and a flag. The tie bar extends from a side rail of the leadframe and has a distal portion at an angle different from a plane of the flag. A semiconductor die is attached to the flag of the leadframe. A molding compound encapsulates the semiconductor die, a portion of the leadframe, and the distal portion of the tie bar. The tie bar is separated from the molding compound with an angled cavity remaining in the molding compound.Type: GrantFiled: December 6, 2021Date of Patent: April 23, 2024Assignee: NXP USA, INC.Inventors: Richard Te Gan, Rushik Prabhudas Tank, Zhiwei Gong, Burton Jesse Carpenter, Jinmei Liu
-
Patent number: 11955440Abstract: A semiconductor device includes an insulating support member, a first and a second conductive layer, a first semiconductor element, a first lead, a first detection conductor and a first gate conductor. The first and second conductive layers are disposed on a front surface of the insulating support member. The first semiconductor includes a first and a second electrode on the same side, and a third electrode disposed on the other side and electrically connected to the first conductive layer. The first lead is connected to the first and second conductive layer. The first detection conductor is connected to the first electrode. The first gate conductor is connected to the second electrode. At least one of the first detection conductor and the first gate conductor has an end connected to the first semiconductor element. The end has a coefficient of linear expansion smaller than that of the first conductive layer.Type: GrantFiled: September 10, 2019Date of Patent: April 9, 2024Assignee: ROHM CO., LTD.Inventor: Katsuhiko Yoshihara
-
Patent number: 11955410Abstract: An electronic component includes: a first lead frame; a second lead frame that is provided on the first lead frame; a first electronic component that is provided between the first lead frame and the second lead frame; a connection member that is provided between the first lead frame and the second lead frame; and an insulating resin that is filled between the first lead frame and the second lead frame so as to cover the first electronic component and the connection member. A first oxide film is provided on a surface of the first lead frame. A second oxide film is provided on a surface of the second lead frame. The first lead frame and the second lead frame are electrically connected to each other by the connection member.Type: GrantFiled: July 27, 2022Date of Patent: April 9, 2024Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Yukinori Hatori, Yasushi Araki, Akinobu Inoue, Tsukasa Nakanishi
-
Patent number: 11950387Abstract: Methods of forming hermetically-sealed packages are disclosed. In one or more embodiments, the hermetically-sealed package can include a housing and a feedthrough assembly that forms a part of the housing. The feedthrough assembly can include a non-conductive substrate and a feedthrough. The feedthrough can include a via from an outer surface to an inner surface of the non-conductive substrate, a conductive material disposed in the via, and an external contact disposed over the via on the outer surface of the non-conductive substrate. The external contact can be electrically coupled to the conductive material disposed in the via. Further, the external contact can be hermetically sealed to the outer surface of the non-conductive substrate by a laser bond surrounding the via.Type: GrantFiled: October 19, 2020Date of Patent: April 2, 2024Assignee: Medtronic, Inc.Inventor: David A. Ruben
-
Patent number: 11942263Abstract: A package device can include: a package body having a support body and an encapsulating body configured to encapsulate a conductive body of the package device; at least one extraction electrode electrically connected to the conductive body, and having a part exposed outside the package body; and where the support body is located on only part of a bottom surface of the encapsulating body, and protrudes from the bottom surface of the encapsulating body to form a cavity defined by the remaining exposed bottom surface of the encapsulating body and inner side surface of the supporting body.Type: GrantFiled: November 4, 2019Date of Patent: March 26, 2024Assignee: Silergy Semiconductor Technology (Hangzhou) LTDInventors: Jian Wei, Ke Dai
-
Patent number: 11935811Abstract: A baseplate for a semiconductor module comprises at least one elevation. The at least one elevation is formed integrally with the baseplate. The baseplate has a uniform first thickness or a thickness which decreases continuously from the edge regions toward the center and which is increased locally up to a maximum second thickness in the region of each of the at least one elevation.Type: GrantFiled: August 16, 2021Date of Patent: March 19, 2024Assignee: Infineon Technologies AGInventors: Arthur Unrau, Elmar Kuehle
-
Patent number: 11935821Abstract: A device and method for fabrication thereof is provided which results in corrosion resistance of metal flanges (802) of a semiconductor package, such as a quad flat no-lead package (QFN). Using metal electroplating (such as electroplating of nickel (Ni) or nickel alloys on copper flanges of the QFN package), corrosion resistance for the flanges is provided using a process that allows an electric current to reach the entire backside of a substrate (102) to permit electroplating. In addition, the method may be used to directly connect a semiconductor die (202) to the metal substrate (102) of the package.Type: GrantFiled: March 23, 2021Date of Patent: March 19, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Nazila Dadvand
-
Patent number: 11935818Abstract: A method of producing electronic components including at least one circuit having coupled therewith electrical connections including metallic wire bondable surfaces encased in a packaging, the method including bonding stud bumps, in particular copper stud bumps, at determined areas of said wire bondable surfaces.Type: GrantFiled: May 24, 2021Date of Patent: March 19, 2024Assignee: STMICROELECTRONICS S.r.l.Inventor: Fabio Marchisi
-
Patent number: 11929301Abstract: A package has a cavity to be sealed by a lid. The package includes a heat sink having a coefficient of thermal expansion of 9 ppm/° C. or more and 15 ppm/° C. or less from 25° C. to 100° C. and a frame disposed on the heat sink, made of ceramics, and surrounding the cavity in plan view. An outer edge of the frame includes a first linear portion extending along a first direction, a second linear portion extending along a second direction orthogonal to the first direction, and a chamfer connecting the first linear portion and the second linear portion in plan view.Type: GrantFiled: March 22, 2022Date of Patent: March 12, 2024Assignees: NGK ELECTRONICS DEVICES, INC., NGK INSULATORS, LTD.Inventors: Naoya Shirai, Yoshikazu Mihara, Noriyasu Yamamoto
-
Patent number: 11929311Abstract: A power converter package includes a leadframe including first and second die pads, and supports connected to first leads, and second leads. A first semiconductor die including first bond pads is on the first die pad, and a second semiconductor die including second bond pads is on the second die pad. A transformer stack includes a top magnetic sheet and a bottom magnetic sheet on respective sides of a laminate substrate that includes a coil within, and coil contacts. A silicon block is attached to the bottom magnetic sheet and edges of the laminate substrate are attached to the supports. Bond wires are between the first bond pads and the second leads, the second bond pads and the second leads, and the first and second bond pads and the coil contacts. Mold encapsulates the respective semiconductor and the transformer stack. A bottom of the silicon block is exposed from the mold.Type: GrantFiled: October 15, 2021Date of Patent: March 12, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vivek K Arora, Woochan Kim
-
Patent number: 11923285Abstract: An electronic device package and a method for manufacturing the same are provided. The electronic device package includes a circuit layer and an electronic component. The circuit layer includes a dielectric layer having an opening, and an electrical contact. A width of an aperture of the opening increases from a first surface toward a second surface. The electrical contact is at least partially disposed in the opening and exposed through the opening. The electronic component is disposed on the second surface and electrically connected to the circuit layer.Type: GrantFiled: January 5, 2021Date of Patent: March 5, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Po-Jen Cheng, Chien-Fan Chen
-
Patent number: 11923277Abstract: A semiconductor device includes a conductive support member, a first semiconductor element, and a second semiconductor element. The conductive support member includes a first die pad and a second die pad separated from each other in a first direction. The first die pad and the second die pad overlap each other when viewed along the first direction. The first die pad has a first main surface mounting the first semiconductor element, and a first back surface opposing the first main surface. The second die pad has a second main surface mounting the second semiconductor element, and a second back surface opposing the second main surface. When viewed along a second direction, a distance in the first direction between the first back surface and the second back surface is larger than a distance in the first direction between the first main surface and the second main surface.Type: GrantFiled: September 3, 2021Date of Patent: March 5, 2024Assignee: ROHM CO., LTD.Inventors: Yoshizo Osumi, Hiroaki Matsubara, Tomohira Kikuchi
-
Patent number: 11916000Abstract: A semiconductor device includes a first die pad, a second die pad, a first semiconductor element, a second semiconductor element, an insulating element, first terminals, second terminals, and a sealing resin. The sealing resin has a top surface, a bottom surface, and a first side surface connected to the top surface and the bottom surface. The first side surface includes a first region connected to the top surface, a second region connected to the bottom surface, and a third region connected to the first region and the second region, the plurality of first terminals being exposed to the third region. A surface roughness of each of the top surface, the bottom surface, the first region, and the second region is larger than a surface roughness of the third region.Type: GrantFiled: September 3, 2021Date of Patent: February 27, 2024Assignee: ROHM CO., LTD.Inventor: Hiroaki Matsubara
-
Patent number: 11908795Abstract: An embodiment is a method including forming a first package. The forming the first package includes forming a through via adjacent a first die, at least laterally encapsulating the first die and the through via with an encapsulant, and forming a first redistribution structure over the first die, the through via, and the encapsulant. The forming the first redistribution structure including forming a first via on the through via, and forming a first metallization pattern on the first via, at least one sidewall of the first metallization pattern directly overlying the through via.Type: GrantFiled: May 17, 2021Date of Patent: February 20, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, An-Jhih Su
-
Patent number: 11908828Abstract: Systems and methods for controlling contamination during thermocompression bonding are provided herein. The tool generally includes a bondhead having a first channel extending in a lateral direction from a first port along a second side toward a perimeter of the bondhead. In several examples, the bondhead includes a second channel fluidly coupled to a second port and extending in a lateral direction along an inset surface of the bondhead, where the second channel at least partially surrounds the first channel. In other examples, the tool includes a vacuum manifold having a vacuum opening positioned laterally outward from the bondhead. A first flow unit is coupled to the first channel and is configured to withdraw air. A second flow unit is coupled to the second port or the manifold to withdraw fluid and prevent outgassing bonding materials from entering the first channel, depositing on the bondhead, and/or contaminating neighboring semiconductor components.Type: GrantFiled: June 21, 2022Date of Patent: February 20, 2024Assignee: Micron Technology, Inc.Inventors: Brandon P. Wirz, Jaekyu Song, Sui Chi Huang
-
Semiconductor device with branch electrode terminal and method of manufacturing semiconductor device
Patent number: 11901326Abstract: An object is to provide a semiconductor device which suppresses poor bonding between a metal pattern and an electrode terminal due to insufficient temperature rise at the time of bonding the metal pattern and the electrode terminal. The electrode terminal is branched into a plurality of branch portions in a width direction on one end side of an extending direction thereof, of the plurality of branch portions, a first branch portion and a second branch portion are bonded on the metal pattern via a bonding material, respectively, the first branch portion has a wider width than that of the second branch portion, and the bonding material between the second branch portion and the metal pattern is thinner than the bonding material between the first branch portion and the metal pattern.Type: GrantFiled: December 9, 2021Date of Patent: February 13, 2024Assignee: Mitsubishi Electric CorporationInventors: Shinsuke Asada, Satoru Ishikawa, Yuki Yano, Shohei Ogawa, Kiyoshi Arai -
Patent number: 11895930Abstract: A current sensor package, comprises a current path and a sensing device. The sensing device is spaced from the current path, and the sensing device is configured for sensing a magnetic field generated by a current flowing through the current path. Further, the sensing device comprises a sensor element. The sensing device is electrically connected to a conductive trace. An encapsulant extends continuously between the current path and the sensing device.Type: GrantFiled: December 20, 2021Date of Patent: February 6, 2024Assignee: Infineon Technologies AGInventors: Rainer Markus Schaller, Volker Strutz
-
Patent number: 11894290Abstract: A power device for surface mounting has a leadframe including a die-attach support and at least one first lead and one second lead. A die, of semiconductor material, is bonded to the die-attach support, and a package, of insulating material and parallelepipedal shape, surrounds the die and at least in part the die-attach support and has a package height. The first and second leads have outer portions extending outside the package, from two opposite lateral surfaces of the package. The outer portions of the leads have lead heights greater than the package height, extend throughout the height of the package, and have respective portions projecting from the first base.Type: GrantFiled: January 5, 2023Date of Patent: February 6, 2024Assignee: STMICROELECTRONICS S.r.l.Inventors: Cristiano Gianluca Stella, Fabio Vito Coppone, Francesco Salamone
-
Patent number: 11887916Abstract: In one example, an electronic device includes a substrate with a conductive structure and a substrate encapsulant. The conductive structure has a lead with a lead via and a lead protrusion. The lead via can include via lateral sides defined by first concave portions and the lead protrusion can include protrusion lateral sides defined by second concave portions. The substrate encapsulant covers the first concave portions at a first side of the substrate but not the second concave portions so that the lead protrusion protrudes from the substrate encapsulant at a second side of the substrate. An electronic component can be adjacent to the first side of the substrate and electrically coupled to the conductive structure. A body encapsulant encapsulates portions of the electronic component and the substrate. In some examples, the lead can further include a lead trace at the second side of the substrate. In some examples, the substrate can include a redistribution structure at the first side of the substrate.Type: GrantFiled: September 9, 2020Date of Patent: January 30, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Hyeong Il Jeon, Gi Jeong Kim, Yong Ho Son, Byong Jin Kim, Jae Min Bae, Seung Woo Lee
-
Patent number: 11887918Abstract: Disclosed is a packaging solution, such as a lead frame for circuit board packaging, a packaged integrated circuit board, a power chip, and a circuit board packaging method. The lead frame includes a plurality of frame units disposed in parallel in a first direction. The frame unit includes a hollow bezel, and a plurality of pins and connecting ribs that are disposed in the bezel. Each pin includes a first pin part and a second pin part that extend in a second direction and are integrally formed. The first pin part is disposed in the bezel, the first pin part is configured to electrically connect to a circuit board, and the second pin part is connected and fastened to the bezel. The second direction is perpendicular to the first direction. The connecting ribs are connected among the plurality of pins and the bezel.Type: GrantFiled: March 30, 2022Date of Patent: January 30, 2024Assignee: Huawei Technologies Co., Ltd.Inventors: Xuanwei Fang, Zhiqiang Xiang
-
Patent number: 11881494Abstract: A semiconductor package and a method of manufacturing thereof is disclosed. The package includes a package substrate having a die attach region with a die attached thereto. A protective cover is disposed over a sensor region of the die and attached to the die by a cover adhesive. The package includes a dam structure configured to protect components of the semiconductor package from contamination.Type: GrantFiled: September 20, 2021Date of Patent: January 23, 2024Assignee: UTAC HEADQUARTERS PTE. LTD.Inventors: Jeffrey Punzalan, Il Kwon Shim
-
Patent number: 11876061Abstract: Provided here are: an electrically-conductive semiconductor substrate with which a semiconductor circuit is formed; an insulating film deposited on a major surface of the electrically-conductive semi-conductor substrate; and a bonding pad having fixing parts fixed onto the insulating film, side wall parts rising up from the fixing parts, and an electrode part connected to the side wall parts and disposed in parallel to the major surface; wherein the electrode part forms, together with the insulating film, a gap region therebetween, and portions of the electrode part where it is connected to the side wall parts are configured to have at least one of: a positional relationship in which they sandwich therebetween a central portion of the electrode part in its bonding region to be bonded to a bonding wire; and a positional relationship in which they surround the central portion.Type: GrantFiled: March 6, 2019Date of Patent: January 16, 2024Assignee: Mitsubishi Electric CorporationInventor: Yasuki Aihara
-
Patent number: 11869830Abstract: A clip, a semiconductor package, and a method are disclosed. In one example the clip includes a die attach portion having a first main face and a second main face opposite to the first main face, and at least one through-hole extending between the first and second main faces and including a curved transition from an inner wall of the at least one through-hole to the first main face.Type: GrantFiled: November 8, 2019Date of Patent: January 9, 2024Assignee: Infineon Technologies AGInventors: Michael Stadler, Thomas Bemmerl
-
Patent number: 11869844Abstract: A semiconductor device and a manufacturing method of the semiconductor device by which peeling off of a sealing resin and a wire from each other can be practically suppressed are disclosed. The semiconductor device includes a substrate, a main face wire, a semiconductor element that is conductive to the main face wire, a sealing resin having resin side faces directed in a direction crossing a thickness direction, the sealing resin sealing the main face wire and the semiconductor element, a through-wire that is conductive to the main face wire and having an exposed rear face exposed from the substrate, and a column conductor that is conductive to the main face wire and having an exposed side face exposed from the resin side faces. The column conductor is supported from the opposite sides thereof in the thickness direction by the substrate and the sealing resin.Type: GrantFiled: November 14, 2022Date of Patent: January 9, 2024Assignee: ROHM CO., LTDInventor: Hiroyuki Shinkai
-
Patent number: 11862479Abstract: A method of making a semiconductor device includes mounting at least two semiconductor dies to a die pad of a leadframe in spaced apart relation to each other, the leadframe having a plurality of preformed leads, electrically connecting each semiconductor die to at least one preformed lead of the leadframe, forming a molding structure including at least part of the semiconductor dies and the preformed leads of the leadframe, and forming a trench in the molding structure in a space between the at least two semiconductor dies, the trench separating the die pad into first and second die pad portions.Type: GrantFiled: June 23, 2021Date of Patent: January 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Bernard Kaebin Andres Ancheta, Emerson Mamaril Enipin, John Carlo Cruz Molina
-
Patent number: 11862597Abstract: An asymmetric stackup structure for an SoC package substrate is disclosed. The package substrate may include a substrate with one or more insulating material layers. A first recess may be formed in an upper surface of the substrate. The recess may be formed down to a conductive layer in the substrate. An integrated passive device may be positioned in the recess. A plurality of build-up layers may be formed on top of the substrate. At least one via path may be formed through the build-up layers and the substrate to connect contacts on the lower surface of the substrate to contacts on the upper surface of the build-up layers.Type: GrantFiled: September 23, 2021Date of Patent: January 2, 2024Assignee: Apple Inc.Inventors: Yikang Deng, Taegui Kim, Yifan Kao, Jun Chung Hsu
-
Patent number: 11854948Abstract: A semiconductor package includes a package substrate including a redistribution layer; a semiconductor chip disposed on the package substrate and electrically connected to the redistribution layer; a wiring structure disposed on the semiconductor chip and having an upper surface on which pads are arranged; a vertical connection structure disposed between the package substrate and the wiring structure and electrically connecting the redistribution layer and the pads; and a passivation layer disposed on the wiring structure and having openings partially exposing a region of each of the pads. The pads include a first pad adjacent to a corner of the wiring structure, and a second pad closer to a center of the wiring structure than the first pad. A first width of the first pad is greater than a second width of the second pad. A contact layer is disposed in the opening on the first pad.Type: GrantFiled: March 9, 2021Date of Patent: December 26, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byungho Kim, Seongjin Shin
-
Patent number: 11854921Abstract: A device package includes a first die directly bonded to a second die at an interface, wherein the interface comprises a conductor-to-conductor bond. The device package further includes an encapsulant surrounding the first die and the second die and a plurality of through vias extending through the encapsulant. The plurality of through vias are disposed adjacent the first die and the second die. The device package further includes a plurality of thermal vias extending through the encapsulant and a redistribution structure electrically connected to the first die, the second die, and the plurality of through vias. The plurality of thermal vias is disposed on a surface of the second die and adjacent the first die.Type: GrantFiled: July 25, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-Hua Yu, Sung-Feng Yeh, Ming-Fa Chen, Hsien-Wei Chen, Tzuan-Horng Liu
-
Patent number: 11848256Abstract: Embodiments of the present disclosure are directed to leadframe semiconductor packages having die pads with cooling fins. In at least one embodiment, the leadframe semiconductor package includes leads and a semiconductor die (or chip) coupled to a die pad with cooling fins. The cooling fins are defined by recesses formed in the die pad. The recesses extend into the die pad at a bottom surface of the semiconductor package, such that the bottom surfaces of the cooling fins of the die pad are flush or coplanar with a surface of the package body, such as an encapsulation material. Furthermore, bottom surfaces of the cooling fins of the die pad are flush or coplanar with exposed bottom surfaces of the leads.Type: GrantFiled: October 25, 2021Date of Patent: December 19, 2023Assignee: STMICROELECTRONICS, INC.Inventor: Jefferson Talledo
-
Patent number: 11848297Abstract: In a described example, an apparatus includes: a package substrate having a die mount portion and lead portions spaced from the die mount portion; a semiconductor die over the die mount portion having bond pads on an active surface facing away from the package substrate; non-gold bond wires forming electrical connections between at least one of the bond pads and one of the lead portions of the package substrate; a bond stitch on bump connection formed between one of the non-gold bond wires and a bond pad of the semiconductor die, comprising a stitch bond formed on a flex stud bump; and dielectric material covering a portion of the package substrate, the semiconductor die, the non-gold bond wires, the stitch bond and the flex stud bump, forming a packaged semiconductor device.Type: GrantFiled: June 30, 2021Date of Patent: December 19, 2023Assignee: Texas Instruments IncorporatedInventors: Bo-Hsun Pan, Chien-Chang Li, Hung-Yu Chou, Shawn Martin O'Connor, Byron Lovell Williams, Jeffrey Alan West, Zi-Xian Zhan, Sheng-Wen Huang
-
Patent number: 11842951Abstract: A semiconductor device includes a semiconductor element, a first lead (1), a plurality of second leads and a sealing resin. The first lead includes a mounting portion mounting the semiconductor element, four connecting portions extending from four corners of the mounting portion, respectively, and four first terminal portions connected to front ends of the connecting portions, respectively. A part of each first terminal portion is exposed from the sealing resin. The second leads are arranged in a plural quantity between adjacent first terminal portions when viewed in a thickness direction. Each second lead includes a second terminal portion having a part exposed from the sealing resin, and a joining portion extending from the second terminal portion toward the mounting portion. A connecting portion width dimension of the connecting portion is greater than a joining portion width dimension of the joining portion of the second lead adjacent to the connecting portion.Type: GrantFiled: June 16, 2020Date of Patent: December 12, 2023Assignee: ROHM CO., LTD.Inventor: Ippei Yasutake
-
Patent number: 11842953Abstract: A method of attaching a metal clip to a semiconductor die includes: aligning a first bonding region of the metal clip with a first bond pad of the semiconductor die; and while the first bonding region of the metal clip is aligned with the first bond pad of the semiconductor die, forming a plurality of first wire bonds to the first bond pad of the semiconductor die through a plurality of openings in the first bonding region of the metal clip, the plurality of first wire bonds forming a joint between the metal clip and the first bond pad of the semiconductor die. Additional methods and related semiconductor packages produced from such methods are also described.Type: GrantFiled: April 28, 2021Date of Patent: December 12, 2023Assignee: Infineon Technologies AGInventors: Mohd Kahar Bajuri, Joel Feliciano Del Rosario, Thai Kee Gan, Mohd Afiz Hashim, Mei Fen Hiew
-
Patent number: 11837531Abstract: A semiconductor device includes a chip carrier, a first semiconductor chip arranged on the chip carrier, the first semiconductor chip being located in a first electrical potential domain when the semiconductor device is operated, a second semiconductor chip arranged on the chip carrier, the second semiconductor chip being located in a second electrical potential domain different from the first electrical potential domain when the semiconductor device is operated, and an electrically insulating structure arranged between the first semiconductor chip and the second semiconductor chip, which is designed to galvanically isolate the first semiconductor chip and the second semiconductor chip from each other.Type: GrantFiled: August 9, 2022Date of Patent: December 5, 2023Assignee: Infineon Technologies AGInventor: Rainer Markus Schaller
-
Patent number: 11830792Abstract: The semiconductor device includes first and second semiconductor elements. Each element has an obverse surface and a reverse surface, with a first electrode arranged on the reverse surface, and with a second electrode arranged on the obverse surface. The semiconductor device further includes: a first lead having an obverse surface and a reverse surface; an insulating layer covering the first lead, the first semiconductor element and the second semiconductor element; a first electrode connected to the second electrode of the first semiconductor element; and a second electrode connected to the first lead. The first semiconductor element and the first lead are bonded to each other with the reverse surface of the first semiconductor element facing the lead obverse surface. The second semiconductor element and the first lead are bonded to each other with the reverse surface of the second semiconductor element facing the lead reverse surface.Type: GrantFiled: November 14, 2019Date of Patent: November 28, 2023Assignee: ROHM CO., LTD.Inventor: Kentaro Nasu
-
Patent number: 11830842Abstract: A device assembly includes a functional substrate having one or more electronic components formed there. The functional substrate has a cavity extending from a first surface toward a second surface of the functional substrate at a location that lacks the electronic components. The device assembly further includes a semiconductor die placed within the cavity with a pad surface of the semiconductor die being opposite to a bottom of the cavity. The functional substrate may be formed utilizing a first fabrication technology and the semiconductor die may be formed utilizing a second fabrication technology that differs from the first fabrication technology.Type: GrantFiled: October 22, 2020Date of Patent: November 28, 2023Assignee: NXP USA., Inc.Inventors: Li Li, Lakshminarayan Viswanathan, Jeffrey Kevin Jones
-
Patent number: 11823911Abstract: The present invention relates to a process of a package-then-etch three-dimensional package structure electrically connected by plated copper pillars. The process comprises the following steps: taking a metal carrier; preplating a surface of the metal carrier with a copper layer; forming an outer metal pin by means of electroplating; performing plastic packaging with epoxy resin; forming a metal circuit layer by means of electroplating; forming a conductive metal pillar by means of electroplating; surface-mounting a chip; performing plastic packaging; surface-mounting a passive device; performing plastic packaging; etching and windowing the carrier; forming an anti-oxidant metal layer by means of electroplating; and performing cutting to obtain a finished product. The integration level and the reliability can be improved.Type: GrantFiled: November 29, 2021Date of Patent: November 21, 2023Assignee: JIANGSU CHANGJIANG ELECTRONICS TECHNOLOGY CO., LTD.Inventors: Haishen Kong, Yubin Lin, Jinxin Shen, Xinfu Liang, Qingyun Zhou
-
Patent number: 11817423Abstract: Embodiments include a package substrate and semiconductor packages. A package substrate includes a first cavity in a top surface, first conductive pads on a first surface of the first cavity, a second cavity in a bottom surface, second conductive pads on a second surface of the second cavity, where the first surface is above the second surface, and a third cavity in the first and second cavities, where the third cavity vertically extends from the top surface to the bottom surface. The third cavity overlaps a first portion of the first cavity and a second portion of the second cavity. The package substrate may include conductive lines coupled to the first and second conductive pads, a first die in the first cavity, a second die in the second cavity, and interconnects in the third cavity that directly couple first die to the second die.Type: GrantFiled: July 29, 2019Date of Patent: November 14, 2023Assignee: Intel CorporationInventor: Pooya Tadayon
-
Patent number: 11798868Abstract: A semiconductor die having a metal tab connected thereto. The metal tab includes at least one slot on at least one side of the metal tab, wherein the at least one slot i) creates an opening between at least two portions of the metal tab and ii) exposes the semiconductor die in relation to the metal tab. The semiconductor die can be a silicon (Si) die and the metal tab can be a copper (Cu) tab, where the at least one slot includes at least four slots corresponding to each of at least four sides of the metal, and wherein with respect to each of the at least four sides, each corresponding slot i) creates an opening between at least two portions of the Cu metal tab and ii) exposes the Si semiconductor die in relation to the Cu metal tab.Type: GrantFiled: February 23, 2021Date of Patent: October 24, 2023Inventor: Thomas Spann
-
Patent number: 11791288Abstract: Implementations of methods of forming a plurality of reinforced die may include forming a plurality of die on a substrate and patterning a metal gang frame to form a plurality of metal plates. The plurality of metal plates may correspond to the plurality of die. The method may include coupling the metal gang frame over the plurality of die and singulating the plurality of die. Each die of the plurality of die may include the corresponding metal plate from the plurality of metal plates coupled over the plurality of die.Type: GrantFiled: April 27, 2022Date of Patent: October 17, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Chee Hiong Chew, Erik Nino Tolentino, Yusheng Lin, Swee Har Khor
-
Patent number: 11791247Abstract: Semiconductor packages may include a lead frame, one or more semiconductor die coupled with the lead frame, and an interposer coupled with the lead frame and with at least one of the one or more semiconductor die. The interposer in implementations includes an electrically conductive material coupled with an electrically insulative material. The interposer may be coupled with the lead frame through the electrically insulative material such that the electrically conductive material is electrically isolated from the lead frame. The interposer may facilitate a gate node of the package being fully encapsulated within the package without being exposed through an encapsulant of the package. Fully encapsulating the gate node within the package may allow a contact pad of another node to have a larger area exposed through the encapsulant to provide greater heat transfer to a printed circuit board (PCB).Type: GrantFiled: July 7, 2021Date of Patent: October 17, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Erwin Ian Vamenta Almagro, Maria Clemens Ypil Quinones, Romel N. Manatad, Maria Cristina Estacio, Elsie Agdon Cabahug
-
Patent number: 11791296Abstract: In some examples, an electronic device comprises a first component having a surface, a second component having a surface, and a bond layer positioned between the surfaces of the first and second components to couple the first and second components to each other. The bond layer includes a set of metallic nanowires and a dielectric portion. The dielectric portion comprises a polymer matrix and dielectric nanoparticles.Type: GrantFiled: December 7, 2021Date of Patent: October 17, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Scott Robert Summerfelt, Benjamin Stassen Cook, Ralf Jakobskrueger Muenster, Sreenivasan Kalyani Koduri
-
Patent number: 11791249Abstract: An isolated power converter package includes a leadframe including a first and second die pad, first and second supports connected to first leads, second leads, at least one downset pad, and at least one downset feature between the supports and downset pad. A first semiconductor die is on the first die pad and a second semiconductor die is on the second die pad. The transformer stack includes a top and bottom side magnetic sheet on respective sides of a laminate substrate including an embedded coil that has coil contacts. Edges of the laminate substrate are on the supports. Bond wires are between the first die bond pads and the second leads, between the second die bond pads and the second leads, between the first die bond pads and coil contacts, and between the second die bond pads and the coil contacts. The downset pad is exposed from a mold compound.Type: GrantFiled: October 29, 2021Date of Patent: October 17, 2023Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Vijaylaxmi Gumaste Khanolkar
-
Patent number: 11785853Abstract: Stack assembly for radio-frequency applications. In some embodiments, a radio-frequency (RF) module can include a packaging substrate configured to receive a plurality of components, and an electro-acoustic device mounted on the packaging substrate. The RF module can further include a die having an integrated circuit and mounted over the electro-acoustic device to form a stack assembly. The electro-acoustic device can be, for example, a filter device such as a surface acoustic wave filter. The die can be, for example an amplifier die such as a low-noise amplifier implemented on a silicon die.Type: GrantFiled: June 13, 2021Date of Patent: October 10, 2023Assignee: Skyworks Solutions, Inc.Inventors: Hardik Bhupendra Modi, Adarsh Karan Jaiswal, Anil K. Agarwal, Engin Ibrahim Pehlivanoglu
-
Patent number: 11784181Abstract: Embodiments may relate to a die with a front-end and a backend. The front-end may include a transistor. The backend may include a signal line, a conductive line, and a diode that is communicatively coupled with the signal line and the conductive line. Other embodiments may be described or claimed.Type: GrantFiled: January 21, 2022Date of Patent: October 10, 2023Assignee: Intel CorporationInventors: Aleksandar Aleksov, Adel A. Elsherbini, Feras Eid, Veronica Aleman Strong, Johanna M. Swan
-
Patent number: 11776882Abstract: A method includes: arranging a semiconductor device on a redistribution substrate, the device having a first power electrode and a control electrode on a first surface and a second power electrode on a second surface, the redistribution substrate having an insulating board having a first major surface and a second major surface having solderable contact pads, so that the first power electrode is arranged on a first conductive pad and the control electrode is arranged on a second conductive pad on the first major surface; arranging a contact clip such that a web portion is arranged on the second power electrode and a peripheral rim portion is arranged on a third conductive pad on the first major surface; and electrically coupling the first power electrode, control electrode and peripheral rim portion to the respective conductive pads and electrically coupling the web portion to the second power electrode.Type: GrantFiled: April 4, 2022Date of Patent: October 3, 2023Assignee: Infineon Technologies Austria AGInventors: Markus Dinkel, Petteri Palm, Eung San Cho, Josef Hoeglauer, Ralf Otremba, Fabian Schnoy
-
Patent number: 11776863Abstract: A semiconductor device package includes a carrier, a first interposer disposed and a second interposer. The second interposer is stacked on the first interposer, and the first interposer is mounted to the carrier. The combination of the first interposer and the second interposer is substantially T-shaped.Type: GrantFiled: August 17, 2021Date of Patent: October 3, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Hao-Chih Hsieh, Tun-Ching Pi, Sung-Hung Chiang, Yu-Chang Chen
-
Patent number: 11769247Abstract: An IC assembly including an exposed pad integrated circuit (“IC”) package having a thermal pad with a top surface and a bottom surface and with at least one peripheral surface portion extending transversely of and continuous with the bottom surface. The bottom surface and the at least one peripheral surface are exposed through a layer of mold compound. Also, methods of making an exposed pad integrated circuit (“IC”) package assembly. One method includes optically inspecting a solder bond bonding a thermal pad of an exposed pad IC package to a printed circuit board. Another method includes wave soldering an exposed pad of an IC package to a printed circuit board.Type: GrantFiled: December 7, 2021Date of Patent: September 26, 2023Assignee: Texas Instruments IncorporatedInventors: Reynaldo Corpuz Javier, Alok Kumar Lohia, Andy Quang Tran
-
Patent number: 11770010Abstract: GaN-based half bridge power conversion circuits employ control, support and logic functions that are monolithically integrated on the same devices as the power transistors. In some embodiments a low side GaN device communicates through one or more level shift circuits with a high side GaN device. Various embodiments of level shift circuits and their inventive aspects are disclosed.Type: GrantFiled: December 9, 2022Date of Patent: September 26, 2023Assignee: Navitas Semiconductor LimitedInventors: Daniel M. Kinzer, Santosh Sharma, Ju Jason Zhang
-
Patent number: 11769714Abstract: Provided is a semiconductor device including: a bed having a bed surface; a semiconductor chip having a bottom surface larger than the bed surface, the semiconductor chip being provided such that a center of the bottom surface is disposed above the bed surface and the bottom surface having a first end and a second end; a joint material provided between the bed surface and the bottom surface; a plate-like first wire having a first surface and provided such that the first surface faces the first end; a plate-like second wire having a second surface and provided such that the second surface faces the second end; a first insulating film having a third surface and a fourth surface provided on an opposite side of the third surface, the third surface being in contact with the first end, the fourth surface being in contact with the first surface; and a second insulating film having a fifth surface and a sixth surface provided on an opposite side of the fifth surface, the fifth surface being in contact with the secondType: GrantFiled: July 5, 2021Date of Patent: September 26, 2023Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Daisuke Koike
-
Patent number: 11764152Abstract: Disclosed herein is an apparatus that includes a semiconductor substrate having a main surface extending in a first direction and a second direction different from the first direction and a conductive pattern formed over the main surface of the semiconductor substrate. The conductive pattern includes a first section extending in the first direction, a second section extending in the second direction, and a third section connected between the first and second sections. The third section of the conductive pattern has a first slit extending in a third direction different from the first and second directions.Type: GrantFiled: April 6, 2022Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Harunobu Kondo, Kazuteru Ishizuka, Wataru Nobehara, Ryosuke Yatsushiro, Makoto Saito