With Semiconductor Element Forming Part (e.g., Base, Of Housing) Patents (Class 257/684)
-
Patent number: 9024423Abstract: A semiconductor chip in which a power MOSFET is placed above a semiconductor chip in which another power MOSFET is formed and they are sealed with an encapsulation resin. The semiconductor chips are so arranged that the upper semiconductor chip does not overlap with a gate pad electrode of the lower semiconductor chip in a plan view. The semiconductor chips are identical in size and the respective source pad electrodes and gate pad electrodes of the lower semiconductor chip and the upper semiconductor chip are identical in shape and arrangement. The lower semiconductor chip and the upper semiconductor chip are arranged with their respective centers displaced from each other. Accordingly, the size of a semiconductor device can be reduced.Type: GrantFiled: April 26, 2010Date of Patent: May 5, 2015Assignee: Renesas Electronics CorporationInventors: Akira Muto, Yuichi Machida, Nobuya Koike, Atsushi Fujiki, Masaki Tamura
-
Patent number: 9018757Abstract: Embodiments of mechanisms for forming a semiconductor die are provided. The semiconductor die includes a semiconductor substrate and a protection layer formed over the semiconductor substrate. The semiconductor die also includes a conductive layer conformally formed over the protection layer, and a recess is formed in the conductive layer. The recess surrounds a region of the conductive layer. The semiconductor die further includes a solder bump formed over the region of the conductive layer surrounded by the recess.Type: GrantFiled: July 16, 2013Date of Patent: April 28, 2015Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Hao Tsai, Chuei-Tang Wang, Chen-Hua Yu
-
Patent number: 9006878Abstract: A multilayered integrated optical and circuit device. The device has a first substrate comprising at least one integrated circuit chip thereon, which has a cell region and a peripheral region. Preferably, the peripheral region has a bonding pad region, which has one or more bonding pads and an antistiction region surrounding each of the one or more bonding pads. The device has a second substrate with at least one or more deflection devices thereon coupled to the first substrate. At least one or more bonding pads are exposed on the first substrate. The device has a transparent member overlying the second substrate while forming a cavity region to allow the one or more deflection devices to move within a portion of the cavity region to form a sandwich structure including at least a portion of the first substrate, a portion of the second substrate, and a portion of the transparent member.Type: GrantFiled: September 27, 2010Date of Patent: April 14, 2015Assignee: Miradia Inc.Inventors: Xiao “Charles” Yang, Dongmin Chen, Philip Chen
-
Patent number: 9006844Abstract: A method to prevent movable structures within a MEMS device, and more specifically, in recesses having one or more dimension in the micrometer range or smaller (i.e., smaller than about 10 microns) from being inadvertently bonded to non-moving structures during a bonding process. The method includes surface preparation of silicon both structurally and chemically to aid in preventing moving structures from bonding to adjacent surfaces during bonding, including during high force, high temperature fusion bonding.Type: GrantFiled: January 26, 2011Date of Patent: April 14, 2015Assignee: DunAn Microstaq, Inc.Inventor: Parthiban Arunasalam
-
Patent number: 8981537Abstract: A semiconductor device has a base substrate having a plurality of metal traces and a plurality of base vias. An opening is formed through the base substrate. At least one die is attached to the first surface of the substrate and positioned over the opening. A cover substrate has a plurality of metal traces. A cavity in the cover substrate forms side wall sections around the cavity. The cover substrate is attached to the base substrate so the at least one die is positioned in the interior of the cavity. Ground planes in the base substrate are coupled to ground planes in the cover substrate to form an RF shield around the at least one die.Type: GrantFiled: January 11, 2012Date of Patent: March 17, 2015Assignee: Amkor Technology, Inc.Inventors: David Bolognia, Bob Shih-Wei Kuo, Bud Troche
-
Patent number: 8982257Abstract: An image sensor module includes a ceramic substrate, an image sensor, a conductive film, a flexible print circuit board (FPCB), and a stiffening plate. The ceramic substrate includes an upper surface and a lower surface opposite to the upper surface, the ceramic substrate defines a transparent hole on the upper surface and a receiving recess on the lower surface. The transparent hole communicates with the receiving recess. The image sensor is received in the receiving recess and is electrically connected to the ceramic substrate. The FPCB is electrically connected to the lower surface of the ceramic substrate by the conductive film. The stiffening plate is positioned on one side of the FPCB opposite to the ceramic substrate.Type: GrantFiled: December 26, 2012Date of Patent: March 17, 2015Assignee: Hon Hai Precision Industry Co., Ltd.Inventors: Shin-Wen Chen, Wen-Chang Chen, Yu-Tsan Cheng, Yu-Shu Lin, Chien-Liang Chou
-
Patent number: 8975735Abstract: A redistribution board includes a first conductive layer including a redistribution structure for low voltage signals, a second conductive layer including a redistribution structure for high voltage signals, and a non-conductive layer. The second conductive layer is spaced apart from the first conductive layer by the non-conductive layer. The redistribution board further includes a conductive connector extending from a mounting surface of the redistribution board to the second conductive layer. The conductive connector is surrounded by a low voltage trace of the first conductive layer.Type: GrantFiled: August 8, 2013Date of Patent: March 10, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Höglauer
-
Patent number: 8975736Abstract: A wafer level package has a first wafer having a plurality of chips mounted or formed thereon in a plane, and a second wafer that is opposed to the first wafer. The first wafer and the second wafer are joined while a seal frame that seals a periphery of each chip is interposed therebetween. A gap is formed between the seal frames of the chips adjacent to each other. A partial connect part that partially connects the seal frames to each other is provided in the gap formed between the seal frames of the chips adjacent to each other.Type: GrantFiled: March 16, 2011Date of Patent: March 10, 2015Assignee: OMRON CorporationInventors: Toshiaki Okuno, Katsuyuki Inoue, Takeshi Fujiwara, Tomonori Seki
-
Patent number: 8970009Abstract: To improve reliability of a semiconductor device obtained through a dicing step. In a ring region, a first outer ring is provided outside a seal ring, and a second outer ring is provided outside the first outer ring. This can prevent a crack from reaching even the seal ring that exists in the ring region, for example, when a scribe region located outside the ring region is cut off by a dicing blade.Type: GrantFiled: February 7, 2014Date of Patent: March 3, 2015Assignee: Renesas Electronics CorporationInventor: Yasushi Ishii
-
Patent number: 8956914Abstract: An integrated circuit package system comprising: forming a substrate having a solder mask with a support structure formed from the solder mask; mounting a first integrated circuit device over the support structure; connecting the substrate and the first integrated circuit device; and encapsulating the first integrated circuit device and the support structure.Type: GrantFiled: June 26, 2007Date of Patent: February 17, 2015Assignee: STATS ChipPAC Ltd.Inventors: Ja Eun Yun, Jong Wook Ju
-
Patent number: 8957516Abstract: A low cost and high performance flip chip package is disclosed. By assembling the package using a substrate panel level process, a separate fabrication of a substrate is avoided, thus enabling the use of a coreless substrate. The coreless substrate may include multiple stacked layers of laminate dielectric films having conductive traces and vias. As a result, electrical connection routes may be provided directly from die contact pads to package contact pads without the use of conventional solder bumps, thus accommodating very high density semiconductor dies with small feature sizes. The disclosed flip chip package provides lower cost, higher electrical performance, and improved thermal dissipation compared to conventional fabricated substrates with solder bumped semiconductor dies.Type: GrantFiled: April 7, 2014Date of Patent: February 17, 2015Assignee: Broadcom CorporationInventors: Mengzhi Pang, Ken Zhonghua Wu, Matthew Kaufmann
-
Patent number: 8946877Abstract: A semiconductor package comprises: a substrate comprising a semiconductor device; a cap comprising a seal ring disposed over a surface of the cap; and a gap between the substrate and the surface of the cap. The seal ring comprises a tread comprising at least two columns.Type: GrantFiled: September 29, 2010Date of Patent: February 3, 2015Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Rick Snyder, Joel Philliber
-
Patent number: 8941224Abstract: A package structure includes a thin chip substrate, a stabilizing material layer, a chip and a filling material. A first circuit metal layer of the substrate is inlaid into a dielectric layer and a co-plane is defined by the first circuit metal layer and the dielectric layer and is exposed from the dielectric layer. The bonding pads of the substrate are on the co-plane, have a height higher than the co-plane and connected to the first circuit metal layer. The stabilizing material layer is provided on two sides of the co-plane to define a receiving space for accommodating the chip. The filling material is injected into the receiving space to fasten the pins of the chip securely with bonding pads. Since no plastic molding is required, a total thickness of the package structure and the cost is reduced. The stabilizing material layer prevents the substrate from warping and distortion.Type: GrantFiled: March 29, 2013Date of Patent: January 27, 2015Assignee: Kinsus Interconnect Technology Corp.Inventors: Ting-Hao Lin, Yu-Te Lu, De-Hao Lu
-
Patent number: 8941223Abstract: A MEMS lead frame package body encloses a MEMS device enclosed in an internal cavity formed by the mold body and cover. A conductive internal shell with a connection window sits in the cavity. The MEMS device is mounted in the shell and electrically coupled to the lead frame through wire bonds directed through the connection window. To accommodate a MEMS microphone, an acoustic aperture extends through the mold body aligned with a hole in the internal shell.Type: GrantFiled: March 12, 2013Date of Patent: January 27, 2015Assignee: Invensense, Inc.Inventor: Thomas M. Goida
-
Patent number: 8937377Abstract: A package-on-package proximity sensor module including a infrared transmitter package and a infrared receiver package is presented. The proximity sensor module may include a fully-assembled infrared transmitter package and a fully-assembled infrared receiver package disposed on a quad flat pack no-lead (QFN) lead frame molded with an IR cut compound housing. A bottom surface of the QFN lead frame may be etched and covered with the IR cut compound to provide a locking feature between the QFN lead frame and the IR cut compound housing.Type: GrantFiled: October 8, 2010Date of Patent: January 20, 2015Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Yufeng Yao, Chi Boon Ong, Chee Heng Wong
-
Patent number: 8933553Abstract: A semiconductor unit includes a first conductive layer, a second conductive layer electrically insulated from the first conductive layer, a first semiconductor device mounted on the first conductive layer, a second semiconductor device mounted on the second conductive layer, a first bus bar for electrical connection of the second semiconductor device to the first conductive layer, and a second bus bar for electrical connection of the first semiconductor device to one of the positive and negative terminals of a battery. The first bus bar is disposed in overlapping relation to the second bus bar in such a manner that mold resin fills between the first bus bar and the second bus bar.Type: GrantFiled: July 3, 2013Date of Patent: January 13, 2015Assignee: Kabushiki Kaisha Toyota JidoshokkiInventors: Shinsuke Nishi, Shogo Mori, Yuri Otobe, Naoki Kato
-
Patent number: 8906743Abstract: Methods for making semiconductor devices are disclosed herein. A method configured in accordance with a particular embodiment includes forming a spacer material on an encapsulant such that the encapsulant separates the spacer material from an active surface of a semiconductor device and at least one interconnect projecting away from the active surface. The method further includes molding the encapsulant such that at least a portion of the interconnect extends through the encapsulant and into the spacer material. The interconnect can include a contact surface that is substantially co-planar with the active surface of the semiconductor device for providing an electrical connection with the semiconductor device.Type: GrantFiled: January 11, 2013Date of Patent: December 9, 2014Assignee: Micron Technology, Inc.Inventors: Chan Yoo, Todd O. Bolken
-
Patent number: 8907462Abstract: An integrated circuit package includes a digital logic die disposed on a substrate; and an interposer die stacked vertically with the digital logic die on the substrate. The interposer die includes at least one vertical transistor configured to selectively provide electrical power to a portion of the digital logic die.Type: GrantFiled: February 5, 2009Date of Patent: December 9, 2014Assignee: Hewlett-Packard Development Company, L. P.Inventors: Matteo Monchiero, Jacob B. Leverich, Parthasarathy Ranganathan, Norman Paul Jouppi, Vanish Talwar
-
Publication number: 20140353810Abstract: A semiconductor device includes a semiconductor substrate provided with a predetermined element and having wirings formed on its main surface connected to back wirings by a plurality of through silicon vias (TSVs), and a conductive cover which covers the main surface of the semiconductor substrate. The semiconductor substrate and the conductive cover are bonded to each other with a conductive bonding member. The TSV bonded to the conductive cover with the conductive bonding member is connected to an external electrode pad to which a ground potential is supplied.Type: ApplicationFiled: September 11, 2013Publication date: December 4, 2014Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Masafumi Sugimoto, Eiichi Hosomi, Atsushi Murakawa, Kazumi Takahashi, Kazuhito Higuchi, Susumu Obata
-
Patent number: 8895357Abstract: Presented is an integrated circuit packaged at the wafer level wafer (also referred to as a wafer level chip scale package, WLCSP), and a method of manufacturing the same. The WLCSP comprises a die having an electrically conductive redistribution layer, RDL, formed above the upper surface of the die, the RDL defining a signal routing circuit. The method comprises the steps of: depositing the electrically conductive RDL so as to form an electrically conductive ring surrounding the signal routing circuit; and coating the side and lower surfaces of the die with an electrically conductive shielding material.Type: GrantFiled: April 4, 2013Date of Patent: November 25, 2014Assignee: NXP B.V.Inventors: Tonny Kamphuis, Leonardus Antonius Elisabeth van Gemert, Caroline Catharina Maria Beelen-Hendrikx
-
Patent number: 8896109Abstract: A semiconductor device has a first semiconductor die mounted over a carrier. Wettable contact pads can be formed over the carrier. A second semiconductor die is mounted over the first semiconductor die. The second die is laterally offset with respect to the first die. An electrical interconnect is formed between an overlapping portion of the first die and second die. A plurality of first conductive pillars is disposed over the first die. A plurality of second conductive pillars is disposed over the second die. An encapsulant is deposited over the first and second die and first and second conductive pillars. A first interconnect structure is formed over the encapsulant, first conductive pillars, and second die. The carrier is removed. A second interconnect structure is formed over the encapsulant, second conductive pillars, and first die. A third conductive pillar is formed between the first and second build-up interconnect structures.Type: GrantFiled: November 21, 2012Date of Patent: November 25, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Seng Guan Chow, Seung Uk Yoon
-
Patent number: 8890305Abstract: The semiconductor device 100 comprises a first semiconductor element 113 provided on a face on one side of a flat plate shaped interconnect component 101, an insulating resin 119 covering a face of a side where the first semiconductor element 113 of the interconnect component 101 is provided and a side face of the first semiconductor element 113, and a second semiconductor element 111 provided on a face on the other side of the interconnect component 101. The interconnect component 101 has a constitution where an interconnect layer 103, a silicon layer 105 and an insulating film 107 are sequentially formed. The interconnect layer 103 has a constitution where the interconnect layer 103 has a flat plate shaped insulating component and a conductive component extending through the insulating component. The first semiconductor element 113 is electrically connected with the second semiconductor element 111 through the conductive component.Type: GrantFiled: August 21, 2013Date of Patent: November 18, 2014Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8878350Abstract: Semiconductor devices are described that include a semiconductor device having multiple, stacked die on a substrate (e.g., a semiconductor wafer). In one or more implementations, wafer-level package devices that employ example techniques in accordance with the present disclosure include an ultra-thin semiconductor wafer with metallization and vias formed in the wafer and an oxide layer on the surface of the wafer, an integrated circuit chip placed on the semiconductor wafer, an underfill layer between the integrated circuit chip and the semiconductor wafer, a buffer material formed on the semiconductor wafer, the underfill layer, and at least one side of the integrated circuit chip, an adhesive layer placed on the buffer layer and the integrated circuit chip, and a stiffener layer placed on the adhesive layer. The semiconductor device may then be segmented into individual semiconductor chip packages.Type: GrantFiled: September 13, 2013Date of Patent: November 4, 2014Assignee: Maxim Integrated Products, Inc.Inventors: Vivek S. Sridharan, Amit S. Kelkar, Peter R. Harper
-
Patent number: 8878359Abstract: A plurality of semiconductor die is mounted to a temporary carrier. An encapsulant is deposited over the semiconductor die and carrier. A portion of the encapsulant is designated as a saw street between the die, and a portion of the encapsulant is designated as a substrate edge around a perimeter of the encapsulant. The carrier is removed. A first insulating layer is formed over the die, saw street, and substrate edge. A first conductive layer is formed over the first insulating layer. A second insulating layer is formed over the first conductive layer and first insulating layer. The encapsulant is singulated through the first insulating layer and saw street to separate the semiconductor die. A channel or net pattern can be formed in the first insulating layer on opposing sides of the saw street, or the first insulating layer covers the entire saw street and molding area around the semiconductor die.Type: GrantFiled: February 13, 2013Date of Patent: November 4, 2014Assignee: STATS ChipPAC, Ltd.Inventors: Yaojian Lin, Kang Chen, Jianmin Fang, Xia Feng, Xusheng Bao
-
Patent number: 8872326Abstract: The mechanisms of forming a semiconductor device package described above provide a low-cost manufacturing process due to the relative simple process flow. By forming an interconnecting structure with a redistribution layer(s) to enable bonding of one or more dies underneath a package structure, the warpage of the overall package is greatly reduced. In addition, interconnecting structure is formed without using a molding compound, which reduces particle contamination. The reduction of warpage and particle contamination improves yield. Further, the semiconductor device package formed has low form factor with one or more dies fit underneath a space between a package structure and an interconnecting structure.Type: GrantFiled: August 29, 2012Date of Patent: October 28, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Chin-Chuan Chang, Jui-Pin Hung
-
Patent number: 8866289Abstract: A sealing and bonding material structure for joining semiconductor wafers having monolithically integrated components. The sealing and bonding material are provided in strips forming closed loops. There are provided at least two concentric sealing strips on one wafer. The strips are laid out so as to surround the component(s) on the wafers to be sealed off when wafers are bonded together. The material in the strips is a material bonding the semiconductor wafers together and sealing off the monolithically integrated components when subjected to force and optionally heating. A monolithically integrated electrical and/or mechanical and/or fluidic and/or optical device including a first substrate and a second substrate, bonded together with the sealing and bonding structure, and a method of providing a sealing and bonding material structure on at least one of two wafers and applying a force and optionally heat to the wafers to join them are described.Type: GrantFiled: January 5, 2012Date of Patent: October 21, 2014Assignee: Silex Microsystems ABInventors: Thorbjorn Ebefors, Edward Kalvesten, Niklas Svedin, Anders Eriksson
-
Patent number: 8860197Abstract: An integrated circuit device that is secure from invasion and related methods are disclosed herein. Other embodiments are also disclosed herein.Type: GrantFiled: December 29, 2009Date of Patent: October 14, 2014Assignee: Arizona Board of Regents, a Body Corporate of the State of Arizona Acting for and on Behalf of Arizona State UniversityInventors: Lawrence T. Clark, David R. Allee
-
Patent number: 8853708Abstract: A microelectronic assembly may include microelectronic devices arranged in a stack and having device contacts exposed at respective front surfaces. Signal conductors having substantial portions extending above the front surface of the respective microelectronic devices connect the device contacts with signal contacts of an underlying interconnection element. A rear surface of a microelectronic device of the stack overlying an adjacent microelectronic device of the stack is spaced a predetermined distance above and extends at least generally parallel to the substantial portions of the signal conductors connected to the adjacent device, such that a desired impedance may be achieved for the signal conductors connected to the adjacent device.Type: GrantFiled: September 16, 2010Date of Patent: October 7, 2014Assignee: Tessera, Inc.Inventor: Belgacem Haba
-
Patent number: 8847274Abstract: An LED device is disclosed in which an LED chip is encapsulated in a encapsulant. The LED device includes an LED chip mounted on a support and electrically connected and an encapsulant encapsulating the LED chip, wherein the encapsulant is a transparent amorphous solid made of a metal oxide, and the solid contains as a major component at least one metal oxide selected from the group consisting of Al2O3, MgO, ZrO, La2O3, CeO, Y2O3, Eu2O3, and ScO.Type: GrantFiled: April 9, 2012Date of Patent: September 30, 2014Assignees: Nihon Colmo Co., Ltd., Panasonic CorporationInventors: Kiyoshi Ishitani, Hiroki Yoshihara, Haruki Inaba
-
Patent number: 8847374Abstract: A power semiconductor module includes a power semiconductor element formed with a plurality of control electrodes on one main surface, a first conductor plate bonded by way of a first solder material to one of the main surfaces of the power semiconductor element, and a second conductor plate bonded by way of a second solder material on the other main surface of the power semiconductor element. A first protrusion section protruding from the base section of the applicable first conductor plate and including a first protrusion surface formed over the upper side, is formed over the first conductor plate. A second protrusion section including a second protrusion surface formed facing opposite one of the main surfaces of the power semiconductor element. The first solder material is interposed between the power semiconductor element and the first conductor plate while avoiding the plural control electrodes.Type: GrantFiled: September 5, 2011Date of Patent: September 30, 2014Assignee: Hitachi Automotive Systems, Ltd.Inventors: Eiichi Ide, Shinji Hiramitsu, Hiroshi Hozoji, Nobutake Tsuyuno, Kinya Nakatsu, Takeshi Tokuyama, Akira Matsushita, Yusuke Takagi
-
Patent number: 8847371Abstract: An electronic component module includes a double-sided mounting board having a front surface and a back surface; components mounted on the front surface and the back surface of the double-sided mounting board; an insulating resin sealing the components mounted on the front surface and the back surface; and a lead frame bonded to the back surface of the double-sided mounting board. The back surface of the double-sided mounting board is sealed with the insulating resin such that the lead frame is not covered by the insulating resin, and the thickness of the insulating resin sealing the components mounted on the back surface of the double-sided mounting board is less than or equal to the thickness of the lead frame.Type: GrantFiled: February 4, 2013Date of Patent: September 30, 2014Assignee: Mitsumi Electric Co., Ltd.Inventors: Takayuki Otsuka, Fujio Furukawa, Ryuichi Wada, Makoto Kitazume, Toshiki Komiyama
-
Patent number: 8836112Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.Type: GrantFiled: October 24, 2013Date of Patent: September 16, 2014Assignee: International Rectifier CorporationInventor: Henning M. Hauenstein
-
Patent number: 8836099Abstract: A leadless package for semiconductor elements has at least two semiconductor elements which are situated on a connection region of a lead frame of the leadless package in such a way that when deformations of the semiconductor elements occur, the deformations of the semiconductor elements compensate one another.Type: GrantFiled: December 1, 2009Date of Patent: September 16, 2014Assignee: Robert Bosch GmbHInventor: Ricardo Ehrenpfordt
-
Patent number: 8836100Abstract: An arrangement for improving adhesive attachment of micro-components in an assembly utilizes a plurality of parallel-disposed slots formed in the top surface of the substrate used to support the micro-components. The slots are used to control the flow and “shape” of an adhesive “dot” so as to quickly and accurately attach a micro-component to the surface of a substrate. The slots are formed (preferably, etched) in the surface of the substrate in a manner that lends itself to reproducible accuracy from one substrate to another. Other slots (“channels”) may be formed in conjunction with the bonding slots so that extraneous adhesive material will flow into these channels and not spread into unwanted areas.Type: GrantFiled: November 29, 2010Date of Patent: September 16, 2014Assignee: Cisco Technology, Inc.Inventors: Mary Nadeau, Vipulkumar Patel, Prakash Gothoskar, John Fangman, John Matthew Fangman, Mark Webster
-
Patent number: 8823162Abstract: An integrated circuit die stack including a first integrated circuit die mounted upon a substrate, the first die including pass-through vias (‘PTVs’) composed of conductive pathways through the first die with no connection to any circuitry on the first die; and a second integrated circuit die, identical to the first die, shifted in position with respect to the first die and mounted upon the first die, with the PTVs in the first die connecting signal lines from the substrate through the first die to through silicon vias (‘TSVs’) in the second die composed of conductive pathways through the second die connected to electronic circuitry on the second die; with the TSVs and PTVs disposed upon each identical die so that the positions of the TSVs and PTVs on each identical die are translationally compatible with respect to the TSVs and PTVs on the other identical die.Type: GrantFiled: May 3, 2012Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Jimmy G. Foster, Sr., Kyu-Hyoun Kim
-
Patent number: 8823155Abstract: A semiconductor device includes a first semiconductor chip including a first surface, a second surface and a first terminal arranged on the first surface, a second semiconductor chip including a first surface, a second surface and a second terminal arranged on the first surface of the second semiconductor chip, a support substrate including a first surface bonded to the second surfaces of the first semiconductor chip and the second semiconductor chip, and an isolation groove formed on the first surface of the support substrate. The isolation includes a pair of side surfaces continuously extending from opposing side surfaces of the first semiconductor chip and the second semiconductor chip, respectively, and the isolation groove is formed into the support substrate to extend from the first surface of the support substrate. The isolation groove has a depth less than a thickness of the support substrate.Type: GrantFiled: October 18, 2011Date of Patent: September 2, 2014Assignee: Rohm Co., Ltd.Inventor: Toshio Nakasaki
-
Patent number: 8802498Abstract: A method of manufacturing a semiconductor package having no chip pad includes preparing a polyimide tape on which an adhesive layer is arranged; forming lead members on the adhesive layer so as to form a plurality of semiconductor packages in a matrix form; attaching the polyimide tape to a carrier; performing wire bonding to mount semiconductor chips on the polyimide tape and connect the lead members and the semiconductor chips; forming an encapsulation member to encapsulate the semiconductor chips, the lead members, and wires; detaching the encapsulation member from the carrier and the polyimide tape; forming conductive layers each on a surface of the lead member exposed through a surface of the encapsulation member; and performing a singulation process on the encapsulation member with the conductive layers formed thereon to define unit semiconductor packages.Type: GrantFiled: March 18, 2013Date of Patent: August 12, 2014Assignee: STS Semiconductor & Telecommunications Co., Ltd.Inventor: Jong Myoung Son
-
Patent number: 8803314Abstract: A method for forming an integrated circuit includes transforming at least a portion of a first substrate layer to form a conductive region within the first substrate layer. An integrated circuit device is provided proximate an outer surface of the first substrate layer. The integrated circuit device transmits or receives electrical signals through the conductive region. A second substrate layer is disposed proximate to the outer surface of the first substrate layer to enclose the integrated circuit device in a hermetic environment.Type: GrantFiled: December 14, 2012Date of Patent: August 12, 2014Assignee: Raytheon CompanyInventors: Premjeet Chahal, Francis J. Morris
-
Publication number: 20140203422Abstract: A microchip has a base die with a conductive interconnect and an isolation trench around at least a portion of the conductive interconnect, and a cap die secured to the base die. A seal, formed from a metal material, is positioned between the base die and the cap die to secure them together. The microchip also has a blocking apparatus, between the isolation trench and the metal seal, that at least in part prevents the metal material from contacting the interconnect.Type: ApplicationFiled: March 25, 2014Publication date: July 24, 2014Applicant: Analog Devices, Inc.Inventors: Li Chen, Thomas Kieran Nunan, Kuang L. Yang
-
Patent number: 8786165Abstract: A leadless package and method for manufacturing silicon based leadless QFN/SON compatible packages are described. In addition the package allows for hermetic sealing of devices while maintaining electrical and optical access. Micro-vias with feed-through metallization through a silicon structure facilitates a surface mount technology-compatible silicon package with bottom SMT pads and top surface device integration. Sloped edges on the SMT side enable solder filleting for post solder inspection. Hermetic seal can be attained for example using anodic bonding of a glass lid or using metal soldering. Metal soldering enables the use of solder bumps to provide electrical connections for the package to the lid with integrated device functionality used for sealing. Hermetically sealed silicon packages eliminates the need for an extra packaging layer required in plastic packages and provides a standard interface for enclosing one or more discrete devices.Type: GrantFiled: September 15, 2006Date of Patent: July 22, 2014Assignee: TSMC Solid State Lighting Ltd.Inventor: Andreas Alfred Hase
-
Patent number: 8779583Abstract: A semiconductor device and manufacturing method. One embodiment provides a semiconductor chip. An encapsulating material covers the semiconductor chip. A metal layer is over the semiconductor chip and the encapsulating material. At least one of a voltage generating unit and a display unit are rigidly attached to at least one of the encapsulating material and the metal layer.Type: GrantFiled: August 27, 2012Date of Patent: July 15, 2014Assignee: Infineon Technologies AGInventors: Klaus Pressel, Gottfried Beer
-
Patent number: 8772919Abstract: The invention provides a chip package and a fabrication method thereof. In one embodiment, the chip package includes: a substrate having a semiconductor device and a conductive pad thereon; an insulator ring filling a trench formed in the substrate, wherein the insulator ring surrounds an intermediate layer below the conductive pad; and a conductive layer disposed below a backside of the substrate and electrically connected to the conductive pad.Type: GrantFiled: April 2, 2010Date of Patent: July 8, 2014Inventors: Wen-Cheng Chien, Wen-Ken Huang, Chien-Hung Liu, Joey Lai
-
Patent number: 8772787Abstract: A GaN substrate is stored within an atmosphere in which the oxygen concentration is not greater than 15 vol. % and the water-vapor concentration is not greater than 20 g/m3. The GaN substrate (1) has a planar first principal face (1m), and in an arbitrary point (P) along the first principal face (1m) and separated 3 mm or more from the outer edge thereof, the GaN substrate's plane orientation has an off-inclination angle ?? of ?10° or more, 10° or less with respect to the plane orientation of an arbitrarily designated crystalline plane (1a) that is inclined 50° or more, 90° or less with respect to a plane (1c), being either the (0001) plane or the (000 1) plane, through the arbitrary point. This enables storing GaN substrates whose principal-face plane orientation is other than (0001) or (000 1), making available GaN substrates with which semiconductor devices of favorable properties can be manufactured.Type: GrantFiled: June 3, 2013Date of Patent: July 8, 2014Assignee: Sumitomo Electric Industries, Ltd.Inventors: Hideyuki Ijiri, Seiji Nakahata
-
Patent number: 8772918Abstract: A semiconductor die package having an enhanced degree of heating radiation from the semiconductor, thereby reducing mechanical and electrical failure from excessive temperatures. A semiconductor die has circuit patterns formed thereon; a bump pad deposited on the semiconductor die and supporting at least one of the bumps electrically connected to the circuit patterns; and a radiating pad formed on an upper surface of the bump pad such that the radiating pad surrounds the bumps. An embedded printed circuit substrate includes a radiating pad formed on the bump pad to surround the bumps; and a core substrate has a through-hole formed in the core substrate, that extends from an upper surface of the core substrate to a lower surface thereof. The semiconductor die is deposited on the upper surface of the core substrate such that the bumps extend through the through-hole.Type: GrantFiled: February 12, 2008Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Shi-Yun Cho
-
Patent number: 8766428Abstract: A method of manufacture of an integrated circuit packaging system includes: forming external interconnects having bases of a first thickness and tips of a second thickness extending inwardly directly toward each other; connecting a first circuit device between the tips; attaching a second circuit device to the first circuit device with a combined thickness of the first circuit device and the second circuit device less than the first thickness; and forming an encapsulation of the first thickness between the bases and over the tips.Type: GrantFiled: December 2, 2009Date of Patent: July 1, 2014Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Jairus Legaspi Pisigan
-
Publication number: 20140171822Abstract: A medical device includes a first substrate, a second substrate, a control module, and an energy storage device. The first substrate includes at least one of a first semiconductor material and a first insulating material. The second substrate includes at least one of a second semiconductor material and a second insulating material. The second substrate is bonded to the first substrate such that the first and second substrates define an enclosed cavity between the first and second substrates. The control module is disposed within the enclosed cavity. The control module is configured to at least one of determine a physiological parameter of a patient and deliver electrical stimulation to the patient. The energy storage device is disposed within the cavity and is configured to supply power to the control module.Type: ApplicationFiled: February 21, 2014Publication date: June 19, 2014Applicant: Medtronic, Inc.Inventors: Richard J. O'Brien, John K. Day, Paul F. Gerrish, Michael F. Mattes, David A. Ruben, Malcolm K. Grief
-
Patent number: 8749036Abstract: A microchip has a base die with a conductive interconnect and an isolation trench around at least a portion of the conductive interconnect, and a cap die secured to the base die. A seal, formed from a metal material, is positioned between the base die and the cap die to secure them together. The microchip also has a blocking apparatus, between the isolation trench and the metal seal, that at least in part prevents the metal material from contacting the interconnect.Type: GrantFiled: November 9, 2012Date of Patent: June 10, 2014Assignee: Analog Devices, Inc.Inventors: Li Chen, Thomas Kieran Nunan, Kuang L. Yang
-
Patent number: 8749077Abstract: An embodiment 3DIC device includes a semiconductor chip, a die, and a polymer. The semiconductor chip includes a semiconductor substrate, wherein the semiconductor substrate comprises a first edge, and a low-k dielectric layer over the semiconductor substrate. The die is disposed over and bonded to the semiconductor chip. The polymer is molded onto the semiconductor chip and the die. The polymer includes a portion level with the low-k dielectric layer, wherein the portion of the polymer comprises a second edge vertically aligned to the first edge of the semiconductor substrate and a third edge contacting the low-k dielectric layer, wherein the second and the third edges are opposite edges of the portion of the polymer.Type: GrantFiled: July 23, 2013Date of Patent: June 10, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Wu, Szu Wei Lu, Jing-Cheng Lin, Shin-Puu Jeng, Chen-Hua Yu
-
Patent number: 8743564Abstract: An optical device includes: a stem; a mount portion connected with the stem and having an upper face, a first face and a second face opposite to the first face, the first face and the second face constituting a side face with respect to the upper face; an optical element mounted on the upper face of the mount portion; an electronic components mounted on the first face and the second face of the mount portion respectively; a first lead that penetrates the stem and is extended to a side of the first face of the mount portion; and a second lead that penetrates the stem and is extended to a side of the second face of the mount portion.Type: GrantFiled: April 19, 2012Date of Patent: June 3, 2014Assignee: Sumitomo Electric Device Innovations, Inc.Inventors: Ryo Kuwahara, Ken Ashizawa
-
Patent number: 8729685Abstract: A sealing and bonding material structure for joining semiconductor wafers having monolithically integrated components. The sealing and bonding material are provided in strips forming closed loops. There are provided at least two concentric sealing strips on one wafer. The strips are laid out so as to surround the component(s) on the wafers to be sealed off when wafers are bonded together. The material in the strips is a material bonding the semiconductor wafers together and sealing off the monolithically integrated components when subjected to force and optionally heating. A monolithically integrated electrical and/or mechanical and/or fluidic and/or optical device including a first substrate and a second substrate, bonded together with the sealing and bonding structure, and a method of providing a sealing and bonding material structure on at least one of two wafers and applying a force and optionally heat to the wafers to join them are described.Type: GrantFiled: April 30, 2010Date of Patent: May 20, 2014Assignee: Silex Microsystems ABInventors: Thorbjörn Ebefors, Edward Kälvesten, Niklas Svedin, Anders Eriksson