Ball Shaped Patents (Class 257/738)
-
Patent number: 9761544Abstract: A semiconductor device is provided with: a semiconductor integrated circuit having a bump mounting surface; and a thin-film capacitor portion connected to the bump mounting surface via a bump. The semiconductor integrated circuit includes a first power supply pad, and a second power supply pad. The thin-film capacitor portion includes a first electrode layer connected to the first power supply pad, a second electrode layer connected to the second power supply pad, and a dielectric layer formed between the first electrode layer and the second electrode layer. The semiconductor device is provided with an electric power supply path configured to supply electric power to the semiconductor integrated circuit, and a thin plate-shaped metal resistor portion provided in the electric power supply path and made from a metal based high-resistance material having a volume resistivity higher than a volume resistivity of the first electrode layer and the second electrode layer.Type: GrantFiled: November 13, 2015Date of Patent: September 12, 2017Assignee: NODA SCREEN CO., LTD.Inventor: Seisei Oyamada
-
Patent number: 9741682Abstract: A method forming an interconnect structure includes depositing a first solder bump on a chip; depositing a second solder bump on a laminate, the second solder bump including a nickel copper colloid surrounded by a nickel or copper shell and suspended in a tin-based solder; aligning the chip with the laminate; performing a first reflow process to join the chip to the laminate; depositing an underfill material around the first solder bump and the second solder bump; and performing a second reflow process at a temperature that is lower than the first reflow process to convert the first solder bump and the second solder bump to an all intermetallic interconnect; wherein depositing the underfill material is performed before or after performing the second reflow process.Type: GrantFiled: December 18, 2015Date of Patent: August 22, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles L. Arvin, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 9741675Abstract: The present disclosure relates to bump structures and a semiconductor device and semiconductor device package having the same. The semiconductor device includes a body, at least one conductive metal pad and at least one metal pillar. The body includes a first surface. The at least one conductive metal pad is disposed on the first surface. Each metal pillar is formed on a corresponding conductive metal pad. Each metal pillar has a concave side wall and a convex side wall opposite the first concave side wall, and the concave side wall and the convex side wall are orthogonal to the corresponding conductive metal pad.Type: GrantFiled: January 16, 2015Date of Patent: August 22, 2017Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Dao-Long Chen, Ping-Feng Yang, Chang-Chi Lee, Chien-Fan Chen
-
Patent number: 9731677Abstract: A restraint system includes an instrument panel, a passenger airbag chamber supported by the instrument panel, and a secondary airbag chamber. The passenger airbag chamber is inflatable to an inflated position and in the inflated position includes a rear face spaced from the instrument panel and a side face extending from the rear face toward the instrument panel. The secondary airbag chamber is external to the passenger airbag and, in an inflated position, extends along the side face and the rear face of the passenger airbag chamber.Type: GrantFiled: April 18, 2016Date of Patent: August 15, 2017Assignee: FORD GLOBAL TECHNOLOGIES, LLCInventors: Jamel E. Belwafa, Douglas John Shooks
-
Patent number: 9735101Abstract: The semiconductor device comprises a semiconductor substrate (10) with a metallization (111) having an upper terminal layer (22) located at a front side (20) of the substrate. The metallization forms a through-substrate via (23) from the upper terminal layer to a rear terminal layer (13) located opposite to the front side at a rear side (21) of the substrate. The through-substrate via comprises an annular cavity (18) and a void (101), which may be filled with air or another gas. A solder ball (100) closes the void without completely filling it. A variety of interconnections for three-dimensional integration is offered by this scheme.Type: GrantFiled: September 30, 2016Date of Patent: August 15, 2017Assignee: AMS AGInventors: Cathal Cassidy, Martin Schrems, Franz Schrank
-
Patent number: 9728478Abstract: A first resin encapsulated body (25) and a second resin encapsulated body (26) are stacked to form a resin-encapsulated semiconductor device. The first resin encapsulated body (25) includes: a first semiconductor element (2); an external terminal (5); inner wiring (4); and a first resin (6) for covering those components, at least a rear surface of the external terminal (5), a rear surface of the semiconductor element (2), and a surface of the inner wiring (4) are exposed from the first resin (6). The second resin encapsulated body (26) includes: a second semiconductor element (7) having an electrode pad formed on a surface thereof; a second resin (8) for covering the second semiconductor element; and a metal body connected to the electrode pad, and is partly exposed from the second resin. The inner wiring and the metal body are electrically connected to each other.Type: GrantFiled: October 10, 2016Date of Patent: August 8, 2017Assignee: SII Semiconductor CorporationInventor: Noriyuki Kimura
-
Patent number: 9721925Abstract: A semiconductor device is made by forming first and second interconnect structures over a first semiconductor die. A third interconnect structure is formed in proximity to the first die. A second semiconductor die is mounted over the second and third interconnect structures. An encapsulant is deposited over the first and second die and first, second, and third interconnect structures. A backside of the second die is substantially coplanar with the first interconnect structure and a backside of the first semiconductor die is substantially coplanar with the third interconnect structure. The first interconnect structure has a height which is substantially the same as a combination of a height of the second interconnect structure and a thickness of the second die. The third interconnect structure has a height which is substantially the same as a combination of a height of the second interconnect structure and a thickness of the first die.Type: GrantFiled: October 14, 2014Date of Patent: August 1, 2017Assignee: STATS ChipPAC, Pte. Ltd.Inventors: Henry D. Bathan, Zigmund R. Camacho, Jairus L. Pisigan
-
Patent number: 9721920Abstract: A method for manufacturing an embedded chip package is provided. The method may include: forming electrically conductive lines over a substrate; placing the substrate next to a chip arrangement comprising a chip, the chip comprising one or more contact pads, wherein one or more of the electrically conductive lines are arranged proximate to a side wall of the chip; and forming one or more electrical interconnects over the chip arrangement to electrically connect at least one electrically conductive line to at least one contact pad.Type: GrantFiled: January 8, 2013Date of Patent: August 1, 2017Assignee: INFINEON TECHNOLOGIES AGInventors: Gottfried Beer, Walter Hartner
-
Patent number: 9711474Abstract: A semiconductor package structure includes a semiconductor substrate including a plurality of through substrate vias (TSV) extending from a first surface to a second surface of the semiconductor substrate, wherein the second surface is opposite to the first surface; a plurality of conductive bumps on the second surface and connected to a corresponding TSV; a polymeric layer on the second surface and surrounding a lower portion of a corresponding conductive bump. The polymeric layer includes a first portion configured as a blanket covering a periphery region of the semiconductor substrate; and a second portion in a core region of the semiconductor substrate and configured as a plurality of isolated belts, wherein each of the isolated belts surrounds a corresponding conductive bump.Type: GrantFiled: September 24, 2014Date of Patent: July 18, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Gia-Her Lu, Liang-Chen Lin, Tung-Chin Yeh, Jyun-Lin Wu, Tung-Jiun Wu
-
Patent number: 9711428Abstract: An apparatus including a die, a first side of the die including a first type of system level contact points and a second side including a second type of contact points; and a package substrate coupled to the die and the second side of the die. An apparatus including a die, a first side of the die including a plurality of system level logic contact points and a second side including a second plurality of system level power contact points. A method including coupling one of a first type of system level contact points on a first side of a die and a second type of system level contact points on a second side of the die to a package substrate.Type: GrantFiled: September 27, 2013Date of Patent: July 18, 2017Assignee: Intel CorporationInventors: Henning Braunisch, Feras Eid, Adel A. Elsherbini, Johanna M. Swan, Don W. Nelson
-
Patent number: 9698028Abstract: A semiconductor package includes a semiconductor substrate, a contact pad overlying the semiconductor substrate, an interconnect layer overlying the contact pad, a passivation layer formed between the contact pad and the interconnect layer, a bump overlying the interconnect layer, and a protection layer overlying the interconnect layer and the passivation layer and covering a lower portion of the bump. The protection layer includes a curved surface region.Type: GrantFiled: July 14, 2015Date of Patent: July 4, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hsiung Lu, Ming-Da Cheng, Yi-Wen Wu, Yu-Peng Tsai, Chia-Wei Tu, Chung-Shi Liu
-
Patent number: 9691739Abstract: In a semiconductor device in which a plurality of semiconductor chips are stacked, performance is enhanced without deteriorating productivity. The semiconductor device has a first semiconductor substrate having a first surface and a second surface opposite the first surface, a first insulating film formed on the first surface, a first hole formed in the first insulating film and partially extending into the first semiconductor substrate, a second hole formed in the second surface, a first electrode entirely filling the first hole, and a conductive film conformally formed in the second hole. The conductive film is electrically connected to a bottom surface of the first electrode and leaves a third hole in the first semiconductor substrate open. The third hole is configured to receive a second electrode of a second semiconductor substrate.Type: GrantFiled: March 4, 2016Date of Patent: June 27, 2017Assignee: Tessera Advanced Technologies, Inc.Inventors: Michihiro Kawashita, Yasuhiro Yoshimura, Naotaka Tanaka, Takahiro Naito, Takashi Akazawa
-
Patent number: 9685420Abstract: An apparatus relates generally to a microelectronic device. In such an apparatus, a first substrate has a first surface with first interconnects located on the first surface, and a second substrate has a second surface spaced apart from the first surface with a gap between the first surface and the second surface. Second interconnects are located on the second surface. Lower surfaces of the first interconnects and upper surfaces of the second interconnects are coupled to one another for electrical conductivity between the first substrate and the second substrate. A conductive collar is around sidewalls of the first and second interconnects, and a dielectric layer is around the conductive collar.Type: GrantFiled: May 2, 2016Date of Patent: June 20, 2017Assignee: Invensas CorporationInventors: Rajesh Katkar, Cyprian Emeka Uzoh, Arkalgud R. Sitaram
-
Patent number: 9679836Abstract: A device includes a redistribution line, and a polymer region molded over the redistribution line. The polymer region includes a first flat top surface. A solder region is disposed in the polymer region and electrically coupled to the redistribution line. The solder region includes a second flat top surface not higher than the first flat top surface.Type: GrantFiled: November 16, 2011Date of Patent: June 13, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Wen Hsiao, Ming-Da Cheng, Chih-Wei Lin, Chen-Shien Chen, Chih-Hua Chen, Chen-Cheng Kuo
-
Patent number: 9679861Abstract: An integrated circuit package may include a package substrate having a surface, first interconnects of a first size that are arranged in a substantially circular shape that is centered on the surface of the package substrate, and second interconnects of a second size that is different from the first size, where the second interconnects are arranged in a ring shape on the surface of the package substrate. The ring shape of the second interconnects is concentric with the substantially circular shape of the first interconnects. The integrated circuit package may further include third interconnects of a third size that are arranged in peripheral corner regions on the surface of the package substrate. The third size may be smaller or bigger than at least one of the first and second sizes.Type: GrantFiled: March 24, 2016Date of Patent: June 13, 2017Assignee: Altera CorporationInventor: Vincent Hool
-
Patent number: 9679872Abstract: A connection structure is provided. The connection structure comprises a conductive unit, a solder bump, a first insulating layer, a second insulating layer, a third insulating layer, and a plurality of vias. The solder bump is in direct contact with the conductive unit. The first insulating layer is located under a flange of the conductive unit. The second insulating layer is located under a base of the conductive unit. The third insulating layer is located under the second insulating layer. The third insulating layer has a via zone. A plurality of vias are located in the via zone. The via zone is within a vertical projection of the conductive unit.Type: GrantFiled: August 31, 2016Date of Patent: June 13, 2017Inventor: Chengwei Wu
-
Patent number: 9673098Abstract: Methods of packaging semiconductor devices and structures thereof are disclosed. In one embodiment, a method of packaging a semiconductor device includes providing a carrier wafer, providing a plurality of dies, and forming a die cave material over the carrier wafer. A plurality of die caves is formed in the die cave material. At least one of the plurality of dies is placed within each of the plurality of die caves in the die cave material. A plurality of packages is formed, each of the plurality of packages being formed over a respective at least one of the plurality of dies.Type: GrantFiled: August 1, 2016Date of Patent: June 6, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Jui-Pin Hung, Yi-Hang Lin, Tsan-Hua Tung
-
Patent number: 9673158Abstract: A device includes a substrate, a metal pad over the substrate, and a passivation layer having a portion over the metal pad. A post-passivation interconnect (PPI) is electrically coupled to the metal pad, wherein the PPI includes a portion over the metal pad and the passivation layer. A polymer layer is over the PPI. A solder ball is over the PPI. A compound includes a portion adjoining the solder ball and the polymer layer, wherein the compound includes flux and a polymer.Type: GrantFiled: February 24, 2015Date of Patent: June 6, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Ding Wang, Hung-Jen Lin, Chien-Hsun Lee
-
Patent number: 9659885Abstract: This disclosure relates generally to a semiconductor device and method of making the semiconductor device by pressing an electrical contact of a chip into a bonding layer on a carrier. The bonding layer is cured and coupled, at least in part, to the electrical contact. A molding layer is applied in contact with the chip and a first major surface of the bonding layer. Distribution circuitry is coupled to the electrical contact.Type: GrantFiled: September 23, 2014Date of Patent: May 23, 2017Assignee: Intel CorporationInventor: Chuan Hu
-
Patent number: 9659833Abstract: A semiconductor package includes an adhesive member disposed on a package substrate to have a trapezoid cross-section view, and a semiconductor chip disposed on the adhesive member and attached to the package substrate by the adhesive member. The semiconductor chip has a first surface and a second surface facing the first surface, and the second surface of the semiconductor chip contacts the adhesive member. The semiconductor chip includes a tension supplement pattern attached to the second surface and spaced apart from the package substrate.Type: GrantFiled: July 24, 2015Date of Patent: May 23, 2017Assignee: SK hynix Inc.Inventors: Dae Woong Lee, Tae Min Kang, Han Jun Bae
-
Patent number: 9659888Abstract: Even when a thermal stress is applied to an electrode pad, the electrode pad is prevented from being moved. A substrate of a semiconductor chip has a rectangular planar shape. The semiconductor chip has a plurality of electrode pads. The center of a first electrode pad is positioned closer to the end of a first side in the direction along the first side of the substrate as compared to the center of a first opening. Thus, in a part of the first electrode pad covered with an insulating film, a width of the part closer to the end of the first side in the direction along the first side is larger than another width of the part opposite to the above-mentioned width.Type: GrantFiled: February 12, 2016Date of Patent: May 23, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Makio Okada, Takehiko Maeda
-
Patent number: 9647028Abstract: A method of forming a wafer on wafer (WOW) stack includes forming a predetermined array of connecting elements on a surface of a first wafer, the first wafer including dies of a first type. The dies of the first type have a first functionality. The method further includes bonding a second wafer to the first wafer using the predetermined array of connecting elements, the second wafer including dies of a second type. The dies of the second type have a separate functionality different from the first functionality. Bonding the second wafer to the first wafer comprises bonding an integer number of dies of the second type to a corresponding die of the first type. A total area of the dies of the second type bonded to the corresponding die of the first type is less than or equal to an area of the corresponding die of the first type.Type: GrantFiled: June 28, 2016Date of Patent: May 9, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sandeep Kumar Goel, Yun-Han Lee
-
Patent number: 9646955Abstract: Various packages and methods of forming packages are discussed. According to an embodiment, a package includes a processor die at least laterally encapsulated by an encapsulant, a memory die at least laterally encapsulated by the encapsulant, and a redistribution structure on the encapsulant. The processor die is communicatively coupled to the memory die through the redistribution structure. According to further embodiments, the memory die can include memory that is a cache of the processor die, and the memory die can comprise dynamic random access memory (DRAM).Type: GrantFiled: November 26, 2014Date of Patent: May 9, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Der-Chyang Yeh, An-Jhih Su
-
Patent number: 9627288Abstract: Package structures and methods of forming the same are disclosed. A package structure includes a die, a dielectric layer, an encapsulant and a plurality of supports. The die includes, over a first side thereof, a plurality of connectors. The dielectric layer is formed over the first side of the die aside the connectors. The encapsulant is aside the die. The supports penetrate through the dielectric layer. The grinding rate of the supports is substantially the same as that of the encapsulant but different from that of the dielectric layer.Type: GrantFiled: May 29, 2015Date of Patent: April 18, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsien-Wei Chen, Wei-Yu Chen, Cheng-Hsien Hsieh
-
Patent number: 9627227Abstract: The present disclosure relates to the field of fabricating microelectronic packages and the fabrication thereof, wherein a microelectronic device may be formed within a bumpless build-up layer coreless (BBUL-C) microelectronic package and wherein a warpage control structure may be disposed on a back surface of the microelectronic device. The warpage control structure may be a layered structure comprising at least one layer of high coefficient of thermal expansion material, including but not limited to a filled epoxy material, and at least one high elastic modulus material layer, such as a metal layer.Type: GrantFiled: August 21, 2014Date of Patent: April 18, 2017Assignee: Intel CorporationInventors: Pramod Malatkar, Drew W. Delaney
-
Patent number: 9627223Abstract: Methods and apparatus for forming a semiconductor device package on an interposer using a micro-bump layer are disclosed. The micro-bump layer may comprise micro-bumps and micro-bump lines, where a micro-bump is used as a vertical connection between a die and the interposer, and a micro-bump line is used as a horizontal connection for signal transmission between different dies above the interposer. The micro-bump lines may be formed at the same time as the formation of the micro-bumps with little or no additional cost.Type: GrantFiled: March 23, 2016Date of Patent: April 18, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Yu Lu, Hsien-Pin Hu, Hsiao-Tsung Yen, Tzuan-Horng Liu, Shih-Wen Huang, Shang-Yun Hou, Shin-Puu Jeng
-
Patent number: 9613893Abstract: A wiring substrate includes a first outermost conductor layer, a first outermost insulating layer covering the first conductor layer, a second outermost conductor layer formed on opposite side of the first conductor layer, and a second outermost insulating layer covering the second conductor layer. The first insulating layer has first openings such that the first openings are exposing first conductor pads including portions of the first conductor layer, the second insulating layer has second openings such that the second openings are exposing second conductor pads including portions of the second conductor layer, each of the first conductor pads has a first plating layer recessed with respect to outer surface of the first insulating layer, and each of the second conductor pads has a second plating layer formed flush with outer surface of the second insulating layer or having bump shape protruding from the outer surface of the second insulating layer.Type: GrantFiled: July 15, 2015Date of Patent: April 4, 2017Assignee: IBIDEN CO., LTD.Inventors: Makoto Terui, Ryojiro Tominaga, Masatoshi Kunieda, Noriki Sawada
-
Patent number: 9615456Abstract: A structure may include bond elements having bases joined to conductive elements at a first portion of a first surface and end surfaces remote from the substrate. A dielectric encapsulation element may overlie and extend from the first portion and fill spaces between the bond elements to separate the bond elements from one another. The encapsulation element has a third surface facing away from the first surface. Unencapsulated portions of the bond elements are defined by at least portions of the end surfaces uncovered by the encapsulation element at the third surface. The encapsulation element at least partially defines a second portion of the first surface that is other than the first portion and has an area sized to accommodate an entire area of a microelectronic element. Some conductive elements are at the second portion and configured for connection with such microelectronic element.Type: GrantFiled: July 27, 2015Date of Patent: April 4, 2017Assignee: Invensas CorporationInventors: Belgacem Haba, Ilyas Mohammed, Terrence Caskey, Reynaldo Co, Ellis Chau
-
Patent number: 9597752Abstract: A semiconductor package includes a first substrate, a second substrate, a composite solder ball and a first semiconductor component. The composite solder ball includes a core, an encapsulating layer and a barrier layer. The composite solder ball is disposed between the first substrate and the second substrate for electrically connecting the first substrate and the second substrate. The barrier layer is disposed between the core and the encapsulating layer. Wherein a melting point of the barrier layer is higher than a melting point of the core, the melting point of the core is higher than a melting point of the encapsulating layer. The first semiconductor component is disposed between the first substrate and the second substrate.Type: GrantFiled: October 21, 2015Date of Patent: March 21, 2017Assignee: MEDIATEK INC.Inventors: Tao Cheng, Wen-Sung Hsu, Shih-Chin Lin
-
Patent number: 9601471Abstract: Vertically stacked system in package structures are described. In an embodiment, a package includes a first level molding and fan out structure, a third level molding and fan out structure, and a second level molding and fan out structure between the first and third levels. The second level molding and fan out structure includes back-to-back facing die, with a front surface of each die bonded to a redistribution layer.Type: GrantFiled: July 20, 2015Date of Patent: March 21, 2017Assignee: Apple Inc.Inventors: Jun Zhai, Kunzhong Hu
-
Patent number: 9601355Abstract: A via or pillar structure, and a method of forming, is provided. In an embodiment, a polymer layer is formed having openings exposing portions of an underlying conductive pad. A conductive layer is formed over the polymer layer, filling the openings. The dies are covered with a molding material and a planarization process is performed to form pillars in the openings. In another embodiment, pillars are formed and then a polymer layer is formed over the pillars. The dies are covered with a molding material and a planarization process is performed to expose the pillars. In yet another embodiment, pillars are formed and a molding material is formed directly over the pillars. A planarization process is performed to expose the pillars. In still yet another embodiment, bumps are formed and a molding material is formed directly over the bumps. A planarization process is performed to expose the bumps.Type: GrantFiled: February 9, 2016Date of Patent: March 21, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Che Ho, Yi-Wen Wu, Chien Ling Hwang, Hung-Jui Kuo, Chung-Shi Liu
-
Patent number: 9589922Abstract: An electronic module is provided, which comprises a first carrier; an electronic chip comprising at least one electronic component and arranged on the first carrier; a spacing element comprising a surface arranged on the electronic chip and being in thermal conductive connection with the at least one electronic component; a second carrier arranged on the spacing element; and a mold compound enclosing the electronic chip and the spacing element at least partially; wherein the spacing element comprises a material having a CTE value being matched with at least one other CTE.Type: GrantFiled: March 16, 2014Date of Patent: March 7, 2017Assignee: Infineon Technologies AGInventors: Christian Neugirg, Andreas Grassmann, Wolfram Hable, Ottmar Geitner, Frank Winter, Alexander Schwarz, Inpil Yoo
-
Patent number: 9589877Abstract: A semiconductor device includes an expanded semiconductor chip having a first semiconductor chip and an expanded portion extending outward from a side surface of the first semiconductor chip, a second semiconductor chip provided so as to be connected to the expanded semiconductor chip via a plurality of first bumps, and a base provided so as to be connected to the expanded semiconductor chip via a plurality of second bumps. The first bumps are provided between the first semiconductor chip and the second semiconductor chip. The second bumps are provided between the expanded portion and the base.Type: GrantFiled: January 8, 2014Date of Patent: March 7, 2017Assignee: Panasonic CorporationInventors: Shigefumi Dohi, Kiyomi Hagihara
-
Patent number: 9583472Abstract: Packages and methods of formation are described. In an embodiment, a system in package (SiP) includes first and second redistribution layers (RDLs), stacked die between the first and second RDLs, and conductive pillars extending between the RDLs. A molding compound may encapsulate the stacked die and conductive pillars between the first and second RDLs.Type: GrantFiled: March 3, 2015Date of Patent: February 28, 2017Assignee: Apple Inc.Inventors: Chih-Ming Chung, Jun Zhai, Yizhang Yang
-
Patent number: 9576921Abstract: To improve an integration degree of a semiconductor device. The semiconductor device includes a plurality of wiring layers formed on the semiconductor substrate, a pad electrode formed on an uppermost wiring layer among the plurality of wiring layers, a base insulating film having a pad opening above the pad electrode, and a rewiring electrically connected to the pad electrode and extending over the base insulating film. Further, the semiconductor device includes a protective film covering an upper surface of the rewiring and having an external pad opening exposing part of the upper surface of the rewiring, an external pad electrode electrically connected to the rewiring through the external pad opening and extending over the protective film, and a wire connected to the external pad electrode. Part of the external pad electrode is located in a region outside the rewiring.Type: GrantFiled: November 25, 2015Date of Patent: February 21, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Akira Yajima, Seiji Muranaka
-
Patent number: 9570421Abstract: The embodiments described provide methods and structures for forming support structures between dies and substrate(s) of a three dimensional integrated circuit (3DIC) structures. Each support structure adheres to surfaces of two neighboring dies or die and substrate to relieve stress caused by bowing of the die(s) and/or substrate on the bonding structures formed between the dies or die and substrate. The cost of the support structures is much lower than other processes, such as thermal compression bonding, to reduce the effect of bowing of dies and substrates on 3DIC formation. The support structures improves yield of 3DIC structures.Type: GrantFiled: November 14, 2013Date of Patent: February 14, 2017Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Wei Wu, Ying-Ching Shih, Szu-Wei Lu, Jing-Cheng Lin
-
Patent number: 9570366Abstract: A packaged IC chip includes a testing pad, wherein the testing pad is electrically connected to devices in the packaged integrated circuit chip. The packaged IC chip further includes a first passivation layer over a portion of the testing pad, and a second passivation layer covering a surface of the testing pad and a portion of the first passivation layer surrounding the testing region of the testing pad. A distance between edges of the second passivation layer covering the surface of the testing pad to edges of the testing pad is in a range from about 2 mm to about 15 mm.Type: GrantFiled: September 17, 2013Date of Patent: February 14, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shin-Puu Jeng, Wei-Cheng Wu, Shang-Yun Hou, Chen-Hua Yu, Tzuan-Horng Liu, Tzu-Wei Chiu, Kuo-Ching Hsu
-
Patent number: 9570383Abstract: Semiconductor packages, module substrates and semiconductor package modules having the same are provided. The semiconductor package module includes a module substrate provided with a plurality of signal wires on an upper surface thereof, a package substrate disposed on the module substrate, a semiconductor chip disposed on one surface of the package substrate, and a plurality of external connection terminals disposed on another surface of the package substrate.Type: GrantFiled: June 22, 2015Date of Patent: February 14, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Kyung Kim, Yong-hoon Kim, Seong-Ho Shin
-
Patent number: 9564415Abstract: A semiconductor package device is disclosed that includes a passive energy component integrated therein. In an implementation, the semiconductor package device includes a semiconductor substrate having a first surface and a second surface. The semiconductor substrate includes one or more integrated circuits formed proximal to the first surface. The semiconductor package device also includes a passive energy component positioned over the second surface. The passive energy component is electrically connected to one or more integrated circuits. The semiconductor package device also includes an encapsulation structure disposed over the second surface and at least substantially encapsulates the passive energy component.Type: GrantFiled: September 14, 2012Date of Patent: February 7, 2017Assignee: Maxim Integrated Products, Inc.Inventor: Peter R. Harper
-
Patent number: 9564409Abstract: A method of forming a semiconductor package. Implementations include forming on a die backside an intermediate metal layer having multiple sublayers, each including a metal selected from the group consisting of titanium, nickel, copper, silver, and combinations thereof. A tin layer is deposited onto the intermediate metal layer and is then reflowed with a silver layer of a substrate to form an intermetallic layer having a melting temperature above 260 degrees Celsius and including an intermetallic consisting of silver and tin and/or an intermetallic consisting of copper and tin. Another method of forming a semiconductor package includes forming a bump on each of a plurality of exposed pads of a top side of a die, each exposed pad surrounded by a passivation layer, each bump including an intermediate metal layer as described above and a tin layer coupled to the intermediate metal layer is reflowed to form an intermetallic layer.Type: GrantFiled: January 27, 2015Date of Patent: February 7, 2017Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Michael J. Seddon, Francis J. Carney
-
Patent number: 9564390Abstract: A package structure is provided, which includes: a dielectric layer having opposite first and second surfaces; a first circuit layer embedded in the dielectric layer and having a surface exposed from the first surface of the dielectric layer; a plurality of conductive posts embedded in the dielectric layer and electrically connected to the first circuit layer and having one ends exposed from the second surface of the dielectric layer; a second circuit layer formed on the second surface of the dielectric layer and electrically connected the ends of the conductive posts exposed from the second surface of the dielectric layer; and a plurality of protruding elements formed on the surface of the first circuit layer exposed from the first surface of the dielectric layer, thereby providing a large contact area so as to strengthen bonding between a semiconductor chip and the first circuit layer of the package structure.Type: GrantFiled: April 24, 2015Date of Patent: February 7, 2017Assignee: Siliconware Precision Industries Co., Ltd.Inventor: Wei-Chung Hsiao
-
Patent number: 9564412Abstract: The present description relates to the field of fabricating microelectronic assemblies, wherein a microelectronic device may be attached to a microelectronic substrate with a plurality of shaped and oriented solder joints. The shaped and oriented solder joints may be substantially oval, wherein the major axis of the substantially oval solder joints may be substantially oriented toward a neutral point or center of the microelectronic device. Embodiments of the shaped and oriented solder joint may reduce the potential of solder joint failure due to stresses, such as from thermal expansion stresses between the microelectronic device and the microelectronic substrate.Type: GrantFiled: December 7, 2015Date of Patent: February 7, 2017Assignee: Intel CorporationInventors: Aleksandar Aleksov, Sanka Ganesan
-
Patent number: 9559072Abstract: A structure comprises a first semiconductor chip with a first metal bump and a second semiconductor chip with a second metal bump. The structure further comprises a solder joint structure electrically connecting the first semiconductor chip and the second semiconductor chip, wherein the solder joint structure comprises an intermetallic compound region between the first metal bump and the second metal bump, wherein the intermetallic compound region is with a first height dimension and a surrounding portion formed along exterior walls of the first metal bump and the second metal bump, wherein the surrounding portion is with a second height dimension, and wherein the second height dimension is greater than the first height dimension.Type: GrantFiled: July 20, 2015Date of Patent: January 31, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jing-Cheng Lin
-
Patent number: 9553065Abstract: A chip scale semiconductor device comprises a semiconductor die, a first bump and a second bump. The first bump having a first diameter and a first height is formed on an outer region of the semiconductor die. A second bump having a second diameter and a second height is formed on an inner region of the semiconductor die. The second diameter is greater than the first diameter while the second height is the same as the first height. By changing the shape of the bump, the stress and strain can be redistributed through the bump. As a result, the thermal cycling reliability of the chip scale semiconductor device is improved.Type: GrantFiled: March 11, 2014Date of Patent: January 24, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Hung Lin, Yu-Feng Chen, Tsung-Shu Lin, Han-Ping Pu, Hsien-Wei Chen
-
Patent number: 9548281Abstract: A system and method for providing a post-passivation opening and undercontact metallization is provided. An embodiment comprises an opening through the post-passivation which has a first dimension longer than a second dimension, wherein the first dimension is aligned perpendicular to a chip's direction of coefficient of thermal expansion mismatch. By shaping and aligning the opening through the post-passivation layer in this fashion, the post-passivation layer helps to shield the underlying layers from stresses generated from mismatches of the materials' coefficient of thermal expansion.Type: GrantFiled: October 7, 2011Date of Patent: January 17, 2017Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Chih Yew, Wen-Yi Lin, Fu-Jen Li, Po-Yao Lin
-
Patent number: 9530716Abstract: The apparatus to transfer heat from memory components includes a first non-volatile memory component and a second non-volatile memory component. The apparatus includes a heat spreading material in thermal communication with the first non-volatile memory component and the second non-volatile memory component. The heat spreading material is configured to transfer heat from the first non-volatile memory component and the second non-volatile memory component.Type: GrantFiled: April 20, 2012Date of Patent: December 27, 2016Assignee: SanDisk Technologies Inc.Inventors: David Sharette, Kris Nosack
-
Patent number: 9508684Abstract: A first resin encapsulated body (25) and a second resin encapsulated body (26) are stacked to form a resin-encapsulated semiconductor device. The first resin encapsulated body (25) includes: a first semiconductor element (2); an external terminal (5); inner wiring (4); and a first resin (6) for covering those components, at least a rear surface of the external terminal (5), a rear surface of the semiconductor element (2), and a surface of the inner wiring (4) are exposed from the first resin (6). The second resin encapsulated body (26) includes: a second semiconductor element (7) having an electrode pad formed on a surface thereof; a second resin (8) for covering the second semiconductor element; and a metal body connected to the electrode pad, and is partly exposed from the second resin. The inner wiring and the metal body are electrically connected to each other.Type: GrantFiled: February 25, 2016Date of Patent: November 29, 2016Assignee: SII SEMICONDUCTOR CORPORATIONInventor: Noriyuki Kimura
-
Patent number: 9510450Abstract: A printed wiring board includes a insulation layer, a first conductive layer embedded into first surface of the insulation layer and having surface exposed on the first surface of the insulation layer, a second conductive layer formed on second surface of the insulation layer and protruding from the second surface of the insulation layer, a via penetrating through the insulation layer and electrically connecting the first and second conductive layers, a solder-resist layer covering the first conductive layer and having an opening structure forming an exposed structure of the first conductive layer, and a metal layer formed on the exposed structure and protruding from the first surface of the insulation layer. The exposed structure of the first conductive layer includes pads positioned to mount an electronic component to the first conductive layer, and the metal layer has a solder layer formed on the metal layer and having a flat surface.Type: GrantFiled: July 15, 2015Date of Patent: November 29, 2016Assignee: IBIDEN CO., LTD.Inventors: Toshiki Furutani, Yasushi Inagaki
-
Patent number: 9502345Abstract: A multiple-chip-package (MCP) has multiple chip groups and multiple package terminal groups for electrical connections in the MCP. Semiconductor chips of the same chip group are electrically connected to the package terminals of the same package terminal group, while package terminals of different chip groups are electrically connected to the package terminals of different package terminal groups.Type: GrantFiled: February 15, 2010Date of Patent: November 22, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sunpil Youn, Kwanyoung Oh
-
Patent number: 9502335Abstract: A package structure is provided, which includes: a chip carrier having a plurality of conductive connection portions; at least an electronic element disposed on the chip carrier; a plurality of conductive wires erectly positioned on the conductive connection portions, respectively; an encapsulant formed on the chip carrier for encapsulating the conductive wires and the electronic element, wherein one ends of the conductive wires are exposed from the encapsulant; and a circuit layer formed on the encapsulant and electrically connected to exposed ends of the conductive wires. According to the present invention, the conductive wires serve as an interconnection structure. Since the wire diameter of the conductive wires is small and the pitch between the conductive wires can be minimized, the present invention reduces the size of the chip carrier and meets the miniaturization requirement.Type: GrantFiled: September 16, 2014Date of Patent: November 22, 2016Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chieh-Lung Lai, Hsien-Wen Chen, Hong-Da Chang, Mao-Hua Yeh