Wire Contact, Lead, Or Bond Patents (Class 257/784)
-
Patent number: 9035472Abstract: In a semiconductor device, a conductor pattern is disposed in a position overlapped by a semiconductor chip in a thickness direction over the mounting surface (lower surface) of a wiring board. A solder resist film (insulating layer) covering the lower surface of the wiring board has apertures formed such that multiple portions of the conductor pattern are exposed. The conductor pattern has conductor apertures. The outlines of the apertures and the conductor apertures overlap with each other, in a plan view, respectively.Type: GrantFiled: November 15, 2013Date of Patent: May 19, 2015Assignee: Renesas Electronics CorporationInventor: Takaharu Nagasawa
-
Patent number: 9029903Abstract: A light emitting diode package including a package body with a cavity, a plurality of light emitting diode (LED) chips in the cavity, a plurality of wires connected to the plurality of LED chips, and a plurality of lead frames in the package body, wherein the lead frames comprise a first lead frame electrically connected to a first electrode of a first LED chip, a second lead frame electrically connected to a second electrode of the first LED chip and a second electrode of a second LED chip, a third lead frame electrically connected to a first electrode of the second LED chip, and fourth lead frame electrically connected to a second electrode of a third LED chip. Further, ends of the lead frames are exposed outside of the package body and penetrate the package body, and the first electrodes are P electrodes and the second electrodes are N electrodes.Type: GrantFiled: June 10, 2013Date of Patent: May 12, 2015Assignee: LG Innotek Co., Ltd.Inventor: Won-Jin Son
-
Patent number: 9030031Abstract: A microelectronic assembly includes a microelectronic device, e.g., semiconductor chip, connected with an interconnection element, e.g., substrate. The reference contacts are connectable to a source of reference potential such as ground or a voltage source used for power. Signal conductors, e.g., wirebonds are connected to device contacts exposed at a surface of the microelectronic device. Reference conductors, e.g., wirebonds can be connected with two reference contacts of the interconnection element. A reference wirebond may extend at a substantially uniform spacing from a signal conductor, e.g., wirebond connected to the microelectronic device over at least a substantial portion of the length of the signal conductor, such that a desired impedance may be achieved for the signal conductor.Type: GrantFiled: January 6, 2014Date of Patent: May 12, 2015Assignee: Tessera, Inc.Inventors: Belgacem Haba, Brian Marcucci
-
Patent number: 9030028Abstract: A method for manufacturing semiconductor devices is disclosed. In one embodiment a semiconductor substrate having a first surface, a second surface opposite to the first surface and a plurality of semiconductor components is provided. The semiconductor substrate has a device thickness. At least one metallization layer is formed on the second surface of the semiconductor substrate. The metallization layer has a thickness which is greater than the device thickness.Type: GrantFiled: June 4, 2014Date of Patent: May 12, 2015Assignee: Infineon Technologies Austria AGInventors: Rudolf Zelsacher, Paul Ganitzer
-
Patent number: 9029205Abstract: A method for manufacture of an integrated circuit packaging system includes: mounting an integrated circuit, having a planar interconnect, over a carrier with the planar interconnect at a non-active side of the integrated circuit and an active side of the integrated circuit facing the carrier; connecting the integrated circuit and the carrier; connecting the planar interconnect and the carrier; and forming an encapsulation over the integrated circuit, the carrier, and the planar interconnect.Type: GrantFiled: March 7, 2011Date of Patent: May 12, 2015Assignee: STATS ChipPAC Ltd.Inventors: Reza Argenty Pagaila, Byung Tai Do, Heap Hoe Kuan
-
Patent number: 9030019Abstract: A semiconductor device and a method of making a semiconductor device are disclosed. The semiconductor device comprises a redistribution layer arranged over a chip, the redistribution layer comprising a first redistribution line. The semiconductor further comprises an isolation layer disposed over the redistribution layer, the isolation layer having a first opening forming a first pad area and a first interconnect located in the first opening and in contact with the first redistribution line. The redistribution line in the first pad area is arranged orthogonal to a first direction to a neutral point of the semiconductor device.Type: GrantFiled: December 14, 2010Date of Patent: May 12, 2015Assignee: Infineon Technologies AGInventors: Thorsten Meyer, Ludwig Heitzer
-
Publication number: 20150123293Abstract: A microelectronic assembly may include a substrate having an opening extending between first and second oppositely facing surfaces of the substrate, the opening elongated in a first direction; and at least one microelectronic element having a front face facing and attached to the first surface of the substrate and a plurality of contacts at the front face overlying the opening, the microelectronic element having first and second opposite peripheral edges extending away from the front face. The first peripheral edge extends beyond, or is aligned in the first direction with, an inner edge of the opening, and the opening extends beyond the second peripheral edge.Type: ApplicationFiled: January 15, 2015Publication date: May 7, 2015Applicant: INVENSAS CORPORATIONInventors: Wael Zohni, Chung-Chuan Tseng
-
Patent number: 9024424Abstract: A stacked electronic component comprises a first electronic component adhered on a substrate via a first adhesive layer, and a second electronic component adhered by using a second adhesive layer thereon. The second adhesive layer has a two-layer structure formed by a same material and having different modulus of elasticity. The second adhesive layer of the two-layer structure has a first layer disposed at the first electronic component side and a second layer disposed at the second electronic component side. The first layer softens or melts at an adhesive temperature. The second layer maintains a layered shape at the adhesive temperature. According to the stacked electronic component, occurrences of an insulation failure and a short circuiting are prevented, and in addition, a peeling failure between the electronic components, an increase of a manufacturing cost, and so on, can be suppressed.Type: GrantFiled: August 16, 2012Date of Patent: May 5, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yoshimura, Naoyuki Komuta, Hideo Numata
-
Patent number: 9024454Abstract: To improve reliability of a semiconductor device in which wire bonding using a wire made of copper is performed. A semiconductor device is configured so that one of end parts (wide width part) of a copper wire is joined via a bump on a pad (electrode pad) formed over a main surface (first main surface) of a semiconductor chip of the semiconductor device. The bump is made of gold, which is a metal material having a hardness lower than that of copper, and the width of the bump is narrower than the width of the wide width part of the wire.Type: GrantFiled: June 2, 2014Date of Patent: May 5, 2015Assignee: Renesas Electronics CorporationInventors: Masatoshi Yasunaga, Hironori Matsushima, Kenya Hironaga, Soshi Kuroda
-
Publication number: 20150115479Abstract: A laminating device (230) and method are disclosed for laminating semiconductor die (220) on substrates on a panel (200) of substrates. The laminating device (230) includes lamination units (234,236,238,240) that operate independently of each other so that a row or column of semiconductor die (220) may be independently laminated onto a row or column of substrates simultaneously.Type: ApplicationFiled: May 7, 2012Publication date: April 30, 2015Applicants: SANDISK SEMICONDUCTOR (SHANGHAI) CO., LTD., SANDISK INFORMATION TECHNOLOGY (SHANGHAI) CO., LTD.Inventors: Wei Gu, Zhong Lu, Cheeman Yu, Chin-Tien Chiu, En-Yong Tai, Min Ni
-
Publication number: 20150115269Abstract: This invention provides a semiconductor device with improved reliability. A semiconductor chip (semiconductor device) includes a plurality of electrode pads arranged in a plurality of lines extending along a side (chip side) of a perimeter of the semiconductor chip in plan view. Among the electrode pads, the areas of respective electrode pads arranged in a first line along the chip side are smaller than the areas of respective electrode pads arranged in a line located further than the first line from the chip side.Type: ApplicationFiled: October 17, 2014Publication date: April 30, 2015Inventors: Yasushi ISHII, Tetsuo Adachi
-
Publication number: 20150115478Abstract: A power module includes: a base plate having a front surface provided with positioning wire bonding portions; an insulating substrate provided with hole portions accommodating the positioning wire bonding portions on a side of a back surface facing the base plate, and fixed to the base plate with being positioned with respect to the base plate by the hole portions accommodating the positioning wire bonding portions; and a semiconductor chip arranged on a side of a front surface of the insulating substrate opposite to the back surface.Type: ApplicationFiled: July 10, 2014Publication date: April 30, 2015Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Takami OTSUKI, Rei YONEYAMA, Akihiko YAMASHITA, Yoshitaka KIMURA
-
Patent number: 9018746Abstract: One embodiment is directed towards a packaged chip including a lead frame. At least one chip is mounted on the lead frame. At least one edge the lead frame has a solder flow impeding feature located thereon. The solder flow impeding feature includes an integral portion of the lead frame that extends in a first projection outward at an edge of the lead frame and parallel to an external surface of the lead frame. An internal surface of the first projection is aligned with an internal surface of the main portion of the lead frame. The solder flow impeding feature also includes a second projection that extends from an external side of the first projection in a direction generally perpendicular to the first projection.Type: GrantFiled: October 1, 2014Date of Patent: April 28, 2015Assignee: Intersil Americas LLCInventors: Randolph Cruz, Loyde Milton Carpenter, Jr.
-
Patent number: 9018744Abstract: A semiconductor device comprises a carrier. Further, the semiconductor devices comprises a semiconductor chip comprising a first main surface and a second main surface opposite to the first main surface, wherein a first electrode is arranged on the first main surface and the semiconductor chip is mounted on the carrier with the second main surface facing the carrier. Further, an encapsulation body embedding the semiconductor chip is provided. The semiconductor device further comprises a contact clip, wherein the contact clip is an integral part having a bond portion bonded to the first electrode and having a terminal portion forming an external terminal of the semiconductor device.Type: GrantFiled: September 25, 2012Date of Patent: April 28, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Khalil Hosseini
-
Publication number: 20150108489Abstract: A contact portion of wiring and a method of manufacturing the same are disclosed. A contact portion of wiring according to an embodiment includes: a substrate; a conductive layer disposed on the substrate; an interlayer insulating layer disposed on the conductive layer and having a contact hole; a metal layer disposed on the conductive layer and filling the contact hole; and a transparent electrode disposed on the interlayer insulating layer and connected to the metal layer, wherein the interlayer insulating layer includes a lower insulating layer and an upper insulating layer disposed on the lower insulating layer, the lower insulating layer is undercut at the contact hole, and the metal layer fills in the portion where the lower insulating layer is undercut.Type: ApplicationFiled: December 22, 2014Publication date: April 23, 2015Inventors: Joo-Han KIM, Ki-Yong SONG, Dong-Ju YANG, Hee-Joon KIM, Yeo-Geon YOON, Sung-Hen CHO, Chang-Hoon KIM, Jae-Hong KIM, Yu-Gwang JEONG, Ki-Yeup LEE, Sang-Gab KIM, Yun-Jong YEO, Shin-Il CHOI, Ji-Young PARK
-
Publication number: 20150108665Abstract: A circuit module including: a wiring substrate having a shape elongated in one direction; a semiconductor chip mounted on the wiring substrate; and a molding material that molds the semiconductor chip, wherein end faces of the molding material that extend along a lengthwise direction of the wiring substrate and intersect with a lateral direction of the wiring substrate are formed by dicing performed along end faces of a partial region of the wiring substrate.Type: ApplicationFiled: October 16, 2014Publication date: April 23, 2015Inventor: Masashi INOUE
-
Patent number: 9013034Abstract: A semiconductor package, wherein, in bonding of members constituting the semiconductor package, by using bonding layers containing copper and a low-melting-point metal such as tin, the bonding is performed in a temperature range where the occurrence of warpage or distortion of the members is suppressed, and after the bonding, a high melting point is obtained; and by configuring the members so that all the surfaces of the members which become bonding surfaces of bonding layers are parallel to each other, all the thickness directions of the bonding layers are aligned to be in the same direction, and during the formation of the bonding layers, the pressing direction is set to be one-way direction which is the direction of laminating the members.Type: GrantFiled: March 10, 2014Date of Patent: April 21, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Kazutaka Takagi
-
Patent number: 9013046Abstract: Internal nodes of a constituent integrated circuit (IC) package of a multichip module (MCM) are protected from excessive charge during plasma cleaning of the MCM. The protected nodes are coupled to an internal common node of the IC package by respectively associated discharge paths. The common node is connected to a bond pad of the IC package. During MCM assembly, and before plasma cleaning, this bond pad receives a wire bond to a ground bond pad on the MCM substrate.Type: GrantFiled: July 18, 2013Date of Patent: April 21, 2015Assignees: Sandia Corporation, Honeywell Federal Manufacturing & Technologies, LLCInventors: Christopher T. Rodenbeck, Michael Girardi
-
Patent number: 9013044Abstract: A through wire interconnect for a semiconductor substrate includes a via extending through the semiconductor substrate from the first side to the second side thereof; a wire in the via having a first end with a bonded connection to the substrate contact and a second end proximate to the second side of the semiconductor substrate; a dielectric material in the via configured to electrically insulate the wire from the semiconductor substrate; a bonding member bonded to the first end of the wire and to the substrate contact configured to secure the wire to the substrate contact; and a contact on the second end of the wire.Type: GrantFiled: July 18, 2013Date of Patent: April 21, 2015Assignee: Micron Technology, Inc.Inventors: Alan G Wood, David R Hembree
-
Patent number: 9006912Abstract: A printed circuit board is disclosed having coextensive electrical connectors and contact pad areas. Areas of the contact pads where the traces and/or vias are located may be etched away to ensure electrical isolation between the traces, vias and contact pads.Type: GrantFiled: July 9, 2012Date of Patent: April 14, 2015Assignee: SanDisk Technologies Inc.Inventors: Chih-Chin Liao, Han-Shiao Chen, Chin-Tien Chiu, Ken Jian Ming Wang, Cheemen Yu, Hem Takiar
-
Patent number: 9006872Abstract: In one embodiment, a semiconductor chip package includes an insulation frame having an opening part formed in a center thereof and a via hole formed around the opening part; a semiconductor chip disposed cm the opening part; a conductive part filling the via hole; an inner insulation layer formed on bottom surfaces of the semiconductor chip and the insulation frame so as to expose a bottom surface of the conductive part; and an inner signal pattern formed on the inner insulation layer and electrically connecting the semiconductor chip and the conductive part. Embodiments also relate to a semiconductor module including a vertical stack of a plurality of the semiconductor chip packages, and to a method for manufacturing the same.Type: GrantFiled: September 28, 2011Date of Patent: April 14, 2015Assignee: Nepes CorporationInventor: Yong-Tae Kwon
-
Publication number: 20150097302Abstract: A semiconductor construct includes a semiconductor substrate and connection pads provided on the semiconductor substrate. Some of the connection pads are connected to a common wiring and at least one of the remaining of the connection pads are connected to a wiring. The construct also includes a first columnar electrode provided to be connected to the common wiring and a second columnar electrode provided to be connected to a connection pad portion of the wiring.Type: ApplicationFiled: December 15, 2014Publication date: April 9, 2015Applicant: TERA PROBE, INC.Inventors: Shinji WAKISAKA, Takeshi WAKABAYASHI
-
Patent number: 9000583Abstract: A microelectronic package includes a subassembly including a first substrate and first and second microelectronic elements having contact-bearing faces facing towards oppositely-facing first and second surfaces of the first substrate and each having contacts electrically connected with the first substrate. The contact-bearing faces of the first and second microelectronic elements at least partially overlie one another. Leads electrically connect the subassembly with a second substrate, at least portions of the leads being aligned with an aperture in the second substrate. The leads can include wire bonds extending through an aperture in the first substrate and joined to contacts of the first microelectronic element aligned with the first substrate aperture. In one example, the subassembly can be electrically connected with the second substrate using electrically conductive spacer elements.Type: GrantFiled: September 30, 2013Date of Patent: April 7, 2015Assignee: Tessera, Inc.Inventors: Belgacem Haba, Wael Zohni, Richard Dewitt Crisp
-
Patent number: 9000601Abstract: The respective main electrodes of the semiconductor switching elements such as IGBTs, which are respectively mounted on the plurality of insulating boards, are electrically connected to each other via the conductor member. This configuration makes it possible to suppress the occurrence of the resonant voltage due to the junction capacity and the parasitic inductance of each semiconductor switching element.Type: GrantFiled: June 26, 2012Date of Patent: April 7, 2015Assignee: Hitachi Power Semiconductor Device, Ltd.Inventors: Katsunori Azuma, Kentaro Yasuda, Takahiro Fujita, Katsuaki Saito, Yoshihiko Koike, Michiaki Hiyoshi
-
Patent number: 9001524Abstract: An integrated circuit device includes a support for supporting electrical circuitry, an integrated circuit having electrical circuitry disposed on the support, and a magnetic portion attached to the support around the integrated circuit. The integrated circuit and the magnetic portion are interconnected for converting a power input signal having a first characteristic to a power output signal having a second characteristic different from the first characteristic.Type: GrantFiled: August 1, 2011Date of Patent: April 7, 2015Assignee: Maxim Integrated Products, Inc.Inventor: Sunil M. Akre
-
Patent number: 9000579Abstract: An integrated circuit package system includes a substrate having an opening provided therein, forming a conductor in the opening having a closed end at the bottom, attaching an integrated circuit die over the substrate, and connecting a die interconnect to the integrated circuit die and the closed end of the conductor.Type: GrantFiled: March 30, 2007Date of Patent: April 7, 2015Assignee: STATS ChipPAC Ltd.Inventors: Il Kwon Shim, Dario S. Filoteo, Jr., Emmanuel Espiritu, Rachel Layda Abinan
-
Publication number: 20150091118Abstract: A method of making a microelectronic package includes forming a dielectric encapsulation layer on an in-process unit having a substrate having a first surface and a second surface remote therefrom. A microelectronic element is mounted to the first surface of the substrate, and a plurality of conductive elements exposed at the first surface, at least some of which are electrically connected to the microelectronic element. Wire bonds have bases joined to the conductive elements and end surfaces remote from the bases and define an edge surface extending away between the base and the end surface. The encapsulation layer is formed to at least partially cover the first surface and portions of the wire bonds with unencapsulated portions of the wire bonds being defined by at least one of the end surface or a portion of the edge surface that is uncovered thereby.Type: ApplicationFiled: December 9, 2014Publication date: April 2, 2015Applicant: TESSERA, INC.Inventors: Hiroaki Sato, Teck-Gyu Kang, Belgacem Haba, Philip R. Osborn, Wei-Shun Wang, Ellis Chau, Ilyas Mohammed, Norihito Masuda, Kazuo Sakuma, Kiyoaki Hashimoto, Kurosawa Inetaro, Tomoyuki Kikuchi
-
Patent number: 8994157Abstract: A circuit packaging system allows a combination of integrated circuit dice and surface mount electronic components to be mounted on a printed circuit board which is in turn mounted on a lead frame and encapsulated, thus providing an environmentally sealed package which is manufactured using standard circuit fabrication methods and machinery.Type: GrantFiled: May 27, 2011Date of Patent: March 31, 2015Assignee: Scientific Components CorporationInventor: Kelvin K. Kiew
-
Patent number: 8994195Abstract: A microelectronic assembly can include a microelectronic device having device contacts exposed at a surface thereof and an interconnection element having element contacts and having a face adjacent to the microelectronic device. Conductive elements, e.g., wirebonds connect the device contacts with the element contacts and have portions extending in runs above the surface of the microelectronic device. A conductive layer has a conductive surface disposed at at least a substantially uniform distance above or below the plurality of the runs of the conductive elements. In some cases, the conductive material can have first and second dimensions in first and second horizontal directions which are smaller than first and second corresponding dimensions of the microelectronic device. The conductive material is connectable to a source of reference potential so as to achieve a desired impedance for the conductive elements.Type: GrantFiled: November 4, 2013Date of Patent: March 31, 2015Assignee: Tessera, Inc.Inventors: Belgacem Haba, Brian Marcucci
-
Patent number: 8987055Abstract: Provided is a method for packaging a low-k chip, comprising: attaching onto a carrier wafer a layer of temporary strippable film; arranging inversely a chip (2-1) onto the carrier wafer via the temporary strippable film; attaching thin film layer I (2-4) onto the carrier wafer for packaging; bonding a support wafer (2-5) onto the thin film layer I (2-4) and solidifying; forming a reconstructed wafer consisting of the chip (2-1), thin film layer I (2-4), and the support wafer; detaching the reconstructed wafer from the carrier wafer; completing a rewired metal wiring (2-6) on thin film layer I (2-4); forming a metal column (2-7) at an end of the rewired metal wiring (2-6); attaching thin film layer II (2-8) onto a surface of the metal column (2-7), packaging, and solidifying; coating a metal layer (2-9) on the top of the metal column (2-7), forming BGA solder balls (2-10) on the metal layer (2-9) by means of printing or ball planting; and finally slicing into individual BGA packages the reconstructed wafer havType: GrantFiled: October 21, 2011Date of Patent: March 24, 2015Assignee: Jiangyin Changdian Advanced Packaging Co., LtdInventors: Li Zhang, Zhiming Lai, Dong Chen, Jinhui Chen
-
Patent number: 8987883Abstract: One exemplary disclosed embodiment comprises a high power semiconductor package configured as a buck converter having a control transistor and a sync transistor disposed on a common leadframe pad, a driver integrated circuit (IC) for driving the control and sync transistors, and conductive clips electrically coupling the top surfaces of the transistors to substrate pads such as leadframe pads. In this manner, the leadframe and the conductive clips provide efficient grounding or current conduction by direct mechanical connection and large surface area conduction, thereby enabling a package with significantly reduced electrical resistance, form factor, complexity, and cost when compared to conventional packaging methods using wirebonds for transistor interconnections.Type: GrantFiled: February 27, 2014Date of Patent: March 24, 2015Assignee: International Rectifier CorporationInventors: Eung San Cho, Chuan Cheah
-
Publication number: 20150076714Abstract: A microelectronic structure includes a semiconductor having conductive elements at a first surface. Wire bonds have bases joined to the conductive elements and free ends remote from the bases, the free ends being remote from the substrate and the bases and including end surfaces. The wire bonds define edge surfaces between the bases and end surfaces thereof. A compliant material layer extends along the edge surfaces within first portions of the wire bonds at least adjacent the bases thereof and fills spaces between the first portions of the wire bonds such that the first portions of the wire bonds are separated from one another by the compliant material layer. Second portions of the wire bonds are defined by the end surfaces and portions of the edge surfaces adjacent the end surfaces that are extend from a third surface of the compliant later.Type: ApplicationFiled: September 16, 2013Publication date: March 19, 2015Applicant: INVENSAS CORPORATIONInventors: Belgacem Haba, Richard Dewitt Crisp, Wael Zohni
-
Patent number: 8981577Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an interposer having an interposer first side and an interposer second side opposing the interposer first side; mounting an integrated circuit to the interposer first side, the integrated circuit having a non-active side and an active side with the non-active side facing the interposer; connecting first interconnects between the active side and the interposer first side, the first interconnects having a first density on the interposer first side; mounting the interposer over a package carrier with the interposer first side facing the package carrier; connecting second interconnects between the package carrier and the interposer second side, the second interconnects having a second density on the interposer second side, the second density that is approximately the same as the first density; and forming an encapsulation over the package carrier covering the interposer and the second interconnects.Type: GrantFiled: March 24, 2010Date of Patent: March 17, 2015Assignee: STATS ChipPAC Ltd.Inventor: Mukul Joshi
-
Patent number: 8981579Abstract: A microelectronic assembly is disclosed that is capable of achieving a desired impedance for raised conductive elements. The microelectronic assembly may include an interconnection element, a surface conductive element, a microelectronic device, a plurality of raised conductive elements, and a bond element. The microelectronic device may overlie the dielectric element and at least one surface conductive element attached to the front surface. The plurality of raised conductive elements may connect the device contacts with the element contacts. The raised conductive elements may have substantial portions spaced a first height above and extending at least generally parallel to at least one surface conductive element, such that a desired impedance may be achieved for the raised conductive elements. A bond element may electrically connect at least one surface conductive element with at least one reference contact that may be connectable to a source of reference potential.Type: GrantFiled: June 17, 2014Date of Patent: March 17, 2015Assignee: Tessera, Inc.Inventors: Belgacem Haba, Ellis Chau, Wael Zohni, Philip Damberg, Richard Dewitt Crisp
-
Patent number: 8981545Abstract: A semiconductor module includes an electrically conductive lower contact piece and an electrically conductive upper contact piece spaced apart from one another in a vertical direction. The module further includes a semiconductor chip having a first load connection and a second load connection. The semiconductor chip is electrically conductively connected by the second load connection to the lower contact piece, and electrically conductively connected to the upper contact piece by at least one bonding wire bonded to the first load connection. An explosion protection means is arranged between the first load connection and the upper contact piece and into which each of the bonding wires is embedded over at least 80% or over at least 90% of its length.Type: GrantFiled: July 1, 2013Date of Patent: March 17, 2015Assignee: Infineon Technologies AGInventors: Olaf Hohlfeld, Guido Boenig, Uwe Jansen
-
Patent number: 8981578Abstract: A sensor array package can include a sensor disposed on a first side of a substrate. Signal trenches can be formed along the edges of the substrate and a conductive layer can be deposited in the signal trench and can couple to sensor signal pads. Bond wires can be attached to the conductive layers and can be arranged to be below a surface plane of the sensor. The sensor array package can be embedded in a printed circuit board enabling the bond wires to terminate at other conductors within the printed circuit board.Type: GrantFiled: March 15, 2013Date of Patent: March 17, 2015Inventors: Matthew E. Last, Lili Huang, Seung Jae Hong, Ralph E. Kauffman, Tongbi Tom Jiang
-
Patent number: 8981546Abstract: A semiconductor package and a carrier for a semiconductor package are provided, the carrier having a top surface and a bottom surface separated by side walls. The carrier includes a seat for a component, and at least one terminal region for electrically connecting the component to the carrier when mounted to the seat, wherein a test portal is arranged at an outer surface of the carrier, and wherein one or more routing paths are arranged in the carrier for routing one or more electrical contacts arranged at the carrier to the test portal.Type: GrantFiled: May 29, 2012Date of Patent: March 17, 2015Assignee: Biotronik SE & Co. KGInventors: Adam Birge, Kevin Pickup, Anthony A. Primavera
-
Publication number: 20150069638Abstract: According to one embodiment, a metallic particle paste includes a polar solvent and particles dispersed in the polar solvent and containing a first metal. A second metal different from the first metal is dissolved in the polar solvent.Type: ApplicationFiled: July 22, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Daisuke HIRATSUKA, Tomohiro IGUCHI, Masayuki UCHIDA
-
Publication number: 20150069639Abstract: A method for making a microelectronic unit includes forming a plurality of wire bonds on a first surface in the form of a conductive bonding surface of a structure comprising a patternable metallic element. The wire bonds are formed having bases joined to the first surface and end surfaces remote from the first surface. The wire bonds have edge surfaces extending between the bases and the end surfaces. The method also includes forming a dielectric encapsulation layer over a portion of the first surface of the conductive layer and over portions of the wire bonds such that unencapsulated portions of the wire bonds are defined by end surfaces or portions of the edge surfaces that are uncovered by the encapsulation layer. The metallic element is patterned to form first conductive elements beneath the wire bonds and insulated from one another by portions of the encapsulation layer.Type: ApplicationFiled: September 15, 2014Publication date: March 12, 2015Applicant: Invensas CorporationInventor: Ilyas Mohammed
-
Patent number: 8975759Abstract: The present invention includes a temporary fixing step of temporarily fixing a semiconductor element on an adherend interposing an adhesive sheet therebetween, a wire-bonding step of bonding wires to the semiconductor element, and a step of sealing the semiconductor element with a sealing resin, and in which the loss elastic modulus of the adhesive sheet at 175-C is 2000 Pa or more.Type: GrantFiled: September 13, 2012Date of Patent: March 10, 2015Assignee: Nitto Denko CorporationInventors: Sadahito Misumi, Takeshi Matsumura, Kazuhito Hosokawa, Hiroyuki Kondo
-
Patent number: 8975760Abstract: A semiconductor device includes a wiring substrate having first and second connection pads on a main surface thereof, a first semiconductor chip having first electrode pads, a second semiconductor chip having second electrode pads each of which has a size smaller than that of each of the first electrode pads, first wires connecting the first electrode pads with the first connection pads, and second wires connecting the second electrode pads with the second connection pads. The second wires have wide width parts at first ends. The first electrode pads are larger than the wide width parts while the second electrode pads are smaller than the wide width parts. The wide width parts are connected the second connection pads and the second wires have second ends connected to the second electrode pads via bump electrodes which are smaller than the second electrode pads.Type: GrantFiled: July 30, 2012Date of Patent: March 10, 2015Assignee: PS4 Luxco S.A.R.L.Inventor: Shori Fujiwara
-
Publication number: 20150061160Abstract: Disclosed is a semiconductor device in which, when two adjacent semiconductor chips are coupled with bonding wires, a short circuit between the adjacent bonding wires can be suppressed. A first bonding wire, a second bonding wire, a third bonding wire, and a fourth bonding wire are lined up in this order along a first side. When viewed from a direction perpendicular to a chip mounting part, a maximum of the space between the first bonding wire and the second bonding wire is larger than that of the space between the second bonding wire and the third bonding wire. Further, a maximum of the space between the second bonding wire and the third bonding wire is larger than that of the space between the third bonding wire and the fourth bonding wire.Type: ApplicationFiled: August 23, 2014Publication date: March 5, 2015Inventors: Norihiro Asamura, Takahiro Ishino
-
Publication number: 20150061161Abstract: According to example embodiments, a wire structure includes a first wire that includes a first wire core and a first carbon shell surrounding the first wire core, and a second wire that extends in a longitudinal direction from the first wire. The first wire core has a wire shape. The first carbon shell contains carbon.Type: ApplicationFiled: August 25, 2014Publication date: March 5, 2015Applicant: Sungkyunkwan University Foundation for Corporate CollaborationInventors: Eun-kyung LEE, Byoung-lyong CHOI, Won-Jae JOO, Byung-Sung KIM, Jae-Hyun LEE, Jong-Woon LEE, Dong-Mok WHANG
-
Publication number: 20150061126Abstract: A manufacture includes a package structure, a first substrate, and a conductive member of a same material. The package structure includes a chip comprising a conductive pad, a conductive structure over the chip, and a passivation layer over the conductive structure. The passivation layer has an opening defined therein, and the opening exposes a portion of a planar portion of the conductive structure. The first substrate includes a first surface defining a first reference plane and a second surface defining a second reference plane. The conductive member extends across the first reference plane and the second reference plane and into the opening. The conductive member is electrically coupled to the exposed portion of the planar portion.Type: ApplicationFiled: August 30, 2013Publication date: March 5, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wan-Yu LEE, Chun-Hao TSENG, Jui Hsieh LAI, Tien-Yu HUANG, Ying-Hao KUO, Kuo-Chung YEE
-
Publication number: 20150061159Abstract: Even when a thermal stress is applied to an electrode pad, the electrode pad is prevented from being moved. A substrate of a semiconductor chip has a rectangular planar shape. The semiconductor chip has a plurality of electrode pads. The center of a first electrode pad is positioned closer to the end of a first side in the direction along the first side of the substrate as compared to the center of a first opening. Thus, in a part of the first electrode pad covered with an insulating film, a width of the part closer to the end of the first side in the direction along the first side is larger than another width of the part opposite to the above-mentioned width.Type: ApplicationFiled: August 14, 2014Publication date: March 5, 2015Inventors: Makio Okada, Takehiko Maeda
-
Publication number: 20150060978Abstract: To provide a semiconductor memory device which can be manufactured with high yield and which can achieve higher integration. A pair of memory cells adjacent to each other in the bit line direction is connected to a bit line through a common contact hole. The pair of memory cells adjacent to each other in the bit line direction shares an electrode connected to the bit line. An oxide semiconductor layer included in the memory cell is provided to overlap with a word line and a capacitor line. A transistor and a capacitor included in the memory cell are each provided to overlap with the bit line connected to the memory cell.Type: ApplicationFiled: August 28, 2014Publication date: March 5, 2015Inventor: Takeshi Aoki
-
Patent number: 8969120Abstract: A two-stage packaging method of image sensors is disclosed. The packaging method includes the following steps: providing a substrate, fixing an image sensor chip on the substrate, fixing a transparent board on the image sensor chip, electrically connecting the image sensor chip and the substrate, forming a first encapsulant lay, and forming a second encapsulant layer. The two-stage packaging method prevents excessive pressure from being generated by formation of the encapsulant layers during the image sensor packaging process. Such excessive pressure, if generated, may result in position shift of the image sensor chip or damage of the bonding wires. The two-stage packaging method can increase the yield of the image sensor packaging process as well as the sensitivity of image sensors, thereby improving the quality and production of image sensor packaging while lowering the manufacturing costs.Type: GrantFiled: October 15, 2013Date of Patent: March 3, 2015Assignee: Kingpak Technology Inc.Inventors: Chun-Lung Huang, Hsiu-Wen Tu, Cheng-Chang Wu, Chung-Yu Yang, Rong-Chang Wang, Jo-Wei Yang
-
Patent number: 8970046Abstract: A semiconductor package may include a substrate including a substrate connection terminal, at least one semiconductor chip stacked on the substrate and having a chip connection terminal, a first insulating layer covering at least portions of the substrate and the at least one semiconductor chip, and/or an interconnection penetrating the first insulating layer to connect the substrate connection terminal to the chip connection terminal. A semiconductor package may include stacked semiconductor chips, edge portions of the semiconductor chips constituting a stepped structure, and each of the semiconductor chips including a chip connection terminal; at least one insulating layer covering at least the edge portions of the semiconductor chips; and/or an interconnection penetrating the at least one insulating layer to connect to the chip connection terminal of each of the semiconductor chips.Type: GrantFiled: July 11, 2012Date of Patent: March 3, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Young Lyong Kim, Taehoon Kim, Jongho Lee, Chul-Yong Jang
-
Patent number: 8970052Abstract: In a semiconductor device of the present invention, a second semiconductor chip is stacked on a first semiconductor chip having a plurality of bonding pads in its central region, with a bonding layer interposed therebetween. A plurality of wires respectively connected to the plurality of bonding pads of the first semiconductor chip are led out to the outside over a peripheral edge of the first semiconductor chip by passing through a space between the first and second semiconductor chips. A retaining member for retaining at least a subset of the plurality of wires is provided in a region on the first semiconductor chip including a middle point between the bonding pads and the peripheral edge of the first semiconductor chip by using a material different from the bonding layer so that the subset of the wires is positioned generally at a center of the spacing between the first semiconductor chip and the second semiconductor chip.Type: GrantFiled: October 9, 2013Date of Patent: March 3, 2015Assignee: PS4 Luxco S.a.r.l.Inventors: Yu Hasegawa, Mitsuaki Katagiri, Satoshi Isa, Ken Iwakura, Dai Sasaki
-
Patent number: RE45463Abstract: A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one on top of the other with the first microelectronic element underlying at least a portion of the second microelectronic element. The first microelectronic element and the second microelectronic element have front surfaces on which exposed on a central region of the front surface are contacts. A spacer layer may be provided under a portion of the second microelectronic element opposite a portion of the second microelectronic element overlying the first microelectronic element. Additionally, a third microelectronic element may be substituted in for the spacer layer so that the first microelectronic element and the third microelectronic element are underlying opposing sides of the second microelectronic element.Type: GrantFiled: March 19, 2013Date of Patent: April 14, 2015Assignee: Tessera, Inc.Inventor: Belgacem Haba