Configuration Or Pattern Of Bonds Patents (Class 257/786)
  • Publication number: 20120261836
    Abstract: A semiconductor structure comprises a top metal layer, a bond pad formed on the top metal layer, a conductor formed below the top metal layer, and an insulation layer separating the conductor from the top metal layer. The top metal layer includes a sub-layer of relatively stiff material compared to the remaining portion of the top metal layer. The sub-layer of relatively stiff material is configured to distribute stresses over the insulation layer to reduce cracking in the insulation layer.
    Type: Application
    Filed: June 26, 2012
    Publication date: October 18, 2012
    Applicant: INTERSIL AMERICAS INC.
    Inventors: John T. Gasner, Michael D. Church, Sameer D. Parab, Paul E. Bakeman, JR., David A. Decrosta, Robert L. Lomenick, Chris A. McCarty
  • Patent number: 8288871
    Abstract: The embodiments of bump-on-trace (BOT) structures and their layout on a die described reduce stresses on the dielectric layer on the metal pad and on the metal traces of the BOT structures. By orienting the axes of the metal bumps away from being parallel to the metal traces, the stresses can be reduced, which can reduce the risk of delamination of the metal traces from the substrate and the dielectric layer from the metal pad. Further, the stresses of the dielectric layer on the metal pad and on the metal traces may also be reduced by orienting the axes of the metal traces toward the center of the die. As a result, the yield can be increased.
    Type: Grant
    Filed: April 27, 2011
    Date of Patent: October 16, 2012
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Yuh Chern Shieh, Han-Ping Pu, Yu-Feng Chen, Tin-Hao Kuo
  • Patent number: 8288876
    Abstract: Any two segments of a wire bonded on two bond pads at different elevations can be distinguished by a stationary node (or zero-displacement) during its second-mode vibration. In order to boost the natural frequency of such a bond wire to avoid a second-mode resonance occurring at the lowest frequency in the in-plane vibration, a wire can be optimized by connecting two equalized (shortest possible) wire segments to replace a wire consisting of a larger segment and a shorter segment. The purpose is to re-distribute a larger vibration movement in the longer segment with a lower stiffness of an arbitrary bond wire to two smaller equalized segments of an optimized wire to reduce an in-plane vibration to significantly improve the wire natural frequency and reliability in a harsh vibration environment such as over 30 kHz.
    Type: Grant
    Filed: May 14, 2010
    Date of Patent: October 16, 2012
    Assignee: Continental Automotive Systems, Inc.
    Inventor: Jen-Huang Albert Chiou
  • Publication number: 20120256324
    Abstract: A method of forming an interconnect structure includes providing a dielectric layer; forming a metal line in the dielectric layer; and forming a composite etch stop layer (ESL), which includes forming a lower ESL over the metal line and the dielectric layer; and forming an upper ESL over the lower ESL. The upper ESL and the lower ESL have different compositions. The step of forming the lower ESL and the step of forming the upper ESL are in-situ performed.
    Type: Application
    Filed: June 20, 2012
    Publication date: October 11, 2012
    Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Miao-Cheng Liao, Huai-Tei Yang, Chung-Ren Sun, Jinn-Kwei Liang, Ting-Xiao Liao
  • Publication number: 20120256299
    Abstract: Antireflective residues during pattern transfer and consequential short circuiting are eliminated by employing an underlying sacrificial layer to ensure complete removal of the antireflective layer. Embodiments include forming a hard mask layer over a conductive layer, e.g., a silicon substrate, forming the sacrificial layer over the hard mask layer, forming an optical dispersive layer over the sacrificial layer, forming a silicon anti-reflective coating layer over the optical dispersive layer, forming a photoresist layer over the silicon anti-reflective coating layer, where the photoresist layer defines a pattern, etching to transfer the pattern to the hard mask layer, and stripping at least the optical dispersive layer and the sacrificial layer.
    Type: Application
    Filed: April 6, 2011
    Publication date: October 11, 2012
    Inventors: Xiang HU, Richard S. WISE, Habib HICHRI, Catherine LABELLE
  • Patent number: 8283791
    Abstract: According to one embodiment, a semiconductor device includes a plurality of first interconnects, a second interconnect, a third interconnect, and a plurality of conductive members. The plurality of first interconnects are arranged periodically to extend in one direction. The second interconnect is disposed outside a group of the plurality of first interconnects to extend in the one direction. The third interconnect is provided between the group and the second interconnect. The plurality of conductive members are disposed on a side opposite to the group as viewed from the second interconnect. A shortest distance between the first interconnect and the third interconnect, a shortest distance between the third interconnect and the second interconnect, and a shortest distance between the first interconnects are equal. A shortest distance between the second interconnect and the conductive member is longer than the shortest distance between the first interconnects.
    Type: Grant
    Filed: March 18, 2011
    Date of Patent: October 9, 2012
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Takayuki Toba, Tohru Ozaki, Toshiki Hisada, Hiromitsu Mashita, Takafumi Taguchi
  • Patent number: 8283209
    Abstract: A PiP semiconductor device has an inner known good semiconductor package. In the semiconductor package, a first via is formed in a temporary carrier. A first conductive layer is formed over the carrier and into the first via. The first conductive layer in the first via forms a conductive bump. A first semiconductor die is mounted to the first conductive layer. A first encapsulant is deposited over the first die and carrier. The semiconductor package is mounted to a substrate. A second semiconductor die is mounted to the first conductive layer opposite the first die. A second encapsulant is deposited over the second die and semiconductor package. A second via is formed in the second encapsulant to expose the conductive bump. A second conductive layer is formed over the second encapsulant and into the second via. The second conductive layer is electrically connected to the second die.
    Type: Grant
    Filed: December 10, 2009
    Date of Patent: October 9, 2012
    Assignee: STATS ChipPAC, Ltd.
    Inventors: Zigmund R. Camacho, Frederick R. Dahilig, Lionel Chien Hui Tay
  • Patent number: 8283766
    Abstract: A ramp-stack chip package is described. This chip package includes a vertical stack of semiconductor dies or chips that are offset from each other in a horizontal direction, thereby defining a terrace with exposed pads. A high-bandwidth ramp component, which is positioned approximately parallel to the terrace, is electrically and mechanically coupled to the exposed pads. For example, the ramp component may be coupled to the semiconductor dies using: solder, microsprings and/or an anisotropic conducting film. Furthermore, each of the semiconductor dies includes a static bend so that an end segment of each of the semiconductor dies is parallel to the direction and is mechanically coupled to the ramp component. These end segments may facilitate high-bandwidth communication of signals between the chips and the ramp component, for example, via proximity communication.
    Type: Grant
    Filed: September 2, 2010
    Date of Patent: October 9, 2012
    Assignee: Oracle America, Inc
    Inventors: John A. Harada, David C. Douglas, Robert J. Drost
  • Patent number: 8283790
    Abstract: An electronic device includes a carrier, a surface mounting device, and solders. The carrier has a plurality of bonding pads, and at least one of the bonding pads has a notch, such that the bonding pad has a necking portion adjacent to the notch. The surface mounting device is disposed on the carrier. Besides, the surface mounting device has a plurality of leads, and each of the leads is connected to the necking portion of one of the bonding pads, respectively. The notch of each of the bonding pads is located under one of the leads. The solders connect the bonding pads and the leads.
    Type: Grant
    Filed: January 21, 2010
    Date of Patent: October 9, 2012
    Assignee: Everlight Electronics Co., Ltd.
    Inventor: Wen-Chieh Tsou
  • Patent number: 8278737
    Abstract: A semiconductor device is provided that includes a semiconductor substrate, a plurality of dies formed on the semiconductor substrate, the plurality of dies being separated from one another by a first region extending along a first direction and a second region extending along a second direction different from the first direction, a dummy metal structure formed within a third region that includes a region defined by an intersection of the first region and the second region, a plurality of metal interconnection layers formed over the substrate, and a plurality of dielectric layers formed over the substrate. Each of the metal interconnection layers is disposed within each of the dielectric layers and a dielectric constant of at least one of the dielectric layers is less than about 2.6.
    Type: Grant
    Filed: April 2, 2009
    Date of Patent: October 2, 2012
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Hsien-Wei Chen, Hao-Yi Tsai, Ying-Ju Chen, Yu-Wen Liu, Shin-Puu Jeng
  • Patent number: 8278769
    Abstract: A semiconductor device includes a semiconductor substrate formed from compound semiconductor material and multiple conductive connecting pads. The connecting pads are symmetrically arranged on a first surface of the semiconductor substrate in an interweaving pattern. Each cleavage plane extending across the first surface of the semiconductor substrate intersects a portion of at least one connecting pad of the plurality of connecting pads.
    Type: Grant
    Filed: July 2, 2009
    Date of Patent: October 2, 2012
    Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.
    Inventor: Michael Frank
  • Patent number: 8274163
    Abstract: A method of making a semiconductor die includes forming a trench around a conductive stud extending from the first side to a second side of a substrate to expose a portion of the stud and then forming a conductive layer inside the trench and in electrical contact with the stud.
    Type: Grant
    Filed: April 29, 2011
    Date of Patent: September 25, 2012
    Assignee: Micron Technology, Inc.
    Inventor: David Pratt
  • Patent number: 8269326
    Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.
    Type: Grant
    Filed: March 8, 2011
    Date of Patent: September 18, 2012
    Assignee: Micron Technology, Inc.
    Inventor: Teck Kheng Lee
  • Patent number: 8269357
    Abstract: A microelectronic assembly can include a microelectronic device having device contacts exposed at a surface thereof and an interconnection element having element contacts and having a face adjacent to the microelectronic device. Conductive elements, e.g., wirebonds connect the device contacts with the element contacts and have portions extending in runs above the surface of the microelectronic device. A conductive layer has a conductive surface disposed at least a substantially uniform distance above or below the plurality of the runs of the conductive elements. In some cases, the conductive material can have first and second dimensions in first and second horizontal directions which are smaller than first and second corresponding dimensions of the microelectronic device. The conductive material is connectable to a source of reference potential so as to achieve a desired impedance for the conductive elements.
    Type: Grant
    Filed: January 7, 2011
    Date of Patent: September 18, 2012
    Assignee: Tessera, Inc.
    Inventors: Belgacem Haba, Brian Marcucci
  • Patent number: 8269333
    Abstract: A zipper structure includes a first contiguous full-dense-mesh (FDM) array of a first circuit in top metal and a second contiguous FDM array of a second circuit in top-1 metal, a third contiguous FDM array of the second circuit in top metal and a fourth contiguous FDM array of the first circuit in top-1 metal, and a signal line, such that portions of the first contiguous FDM array and the second contiguous FDM array overlap and portions of the third contiguous FDM array and the fourth contiguous FDM array overlap. The Zipper structure facilitates connecting the first contiguous FDM array to the fourth contiguous FDM array by vias and a first connector lines and the second contiguous FDM array to the third contiguous FDM array by vias and a second connector lines, such that portion of the signal line overlaps with the first connector lines and the second connector lines.
    Type: Grant
    Filed: December 23, 2009
    Date of Patent: September 18, 2012
    Assignee: Oracle America, Inc.
    Inventors: Aparna Ramachandran, Robert P. Masleid
  • Patent number: 8269356
    Abstract: A semiconductor package has a semiconductor die disposed on a substrate. A bond wire is connected between a first bonding site on the semiconductor die and a second bonding site on the substrate. The first bonding site is a die bond pad; the second bonding site is a stitch bond. The second bonding site has a bond finger formed on the substrate, a conductive layer in direct physical contact with the bond finger, and a bond stud coupled to the bond wire and in direct physical contact with the conductive layer to conduct an electrical signal from the semiconductor die to the bond finger. The bond finger is made of copper. The conductive layer is made of copper or gold. The bond stud is made of gold and overlies a side portion and top portion of the copper layer.
    Type: Grant
    Filed: December 20, 2010
    Date of Patent: September 18, 2012
    Assignee: STATS ChipPAC Ltd.
    Inventors: Rajendra D. Pendse, Byung Joon Han, Hun Teak Lee
  • Patent number: 8263438
    Abstract: A semiconductor device includes a substrate, a die assembly attachable to the substrate and a flexible strip extending over the substrate and the die assembly. The flexible strip has one or more routing circuits carried thereon. The die assembly and the substrate are arranged to be electrically connected through the one or more routing circuits carried on the flexible strip.
    Type: Grant
    Filed: January 4, 2011
    Date of Patent: September 11, 2012
    Assignee: Infineon Technologies AG
    Inventors: Alvin Seah, Elstan Anthony Fernandez
  • Patent number: 8264090
    Abstract: A semiconductor device includes a circuit block formed in a peripheral edge portion of a semiconductor chip, a circuit block pad formed on the circuit block providing an electrical connection for said circuit block, and a bonding pad laterally offset from the circuit block and the circuit block pad, the bonding pad being electrically connected to the circuit block pad and electrically connected to a lead frame by a bonding wire, the laterally offset bonding pad thereby functioning as a substitute wire bonding pad for the circuit block.
    Type: Grant
    Filed: April 10, 2009
    Date of Patent: September 11, 2012
    Assignee: Renesas Electronics Corporation
    Inventor: Tetsuya Katou
  • Patent number: 8258634
    Abstract: A contact pad array is provided. The contact pad array includes a plurality of first contact pads and a plurality of second contact pads. The first contact pads are arranged along the first direction. Each first contact pad includes two first lengthwise sides and two widthwise sides. The second contact pads are arranged along the first direction. Each second contact pad includes two second lengthwise sides and two second widthwise sides. The length of the second lengthwise side is substantially shorter than that of the first lengthwise side, and the width of the second widthwise side is substantially larger than that of the first widthwise side. The projection of the first widthwise side of each first contact pad on the first direction is completely within the projection of the second widthwise side of the corresponding second contact pad on the first direction.
    Type: Grant
    Filed: March 24, 2011
    Date of Patent: September 4, 2012
    Assignee: AU Optronics Corp. Science-Based Industrial Park, Hsin-Chu
    Inventors: Chung-Lung Li, Yun-Chung Lin
  • Patent number: 8253232
    Abstract: A package on package includes a lower semiconductor package including a plurality of stacked semiconductor chips, a connection portion including an electrically-conductive lead having a height lower than that of an encapsulation member, and an upper semiconductor package connected to the connection portion of the lower semiconductor package via a solder ball in a fan-in structure.
    Type: Grant
    Filed: January 25, 2010
    Date of Patent: August 28, 2012
    Assignee: SAMSUNG Electronics Co., Ltd.
    Inventors: Kyung-man Kim, In-ku Kang
  • Publication number: 20120211902
    Abstract: A bonding pad structure is provided that includes two conductive layers and a connective layer interposing the two conductive layers. The connective layer includes a contiguous, conductive structure. In an embodiment, the contiguous conductive structure is a solid layer of conductive material. In other embodiments, the contiguous conductive structure is a conductive network including, for example, a matrix configuration or a plurality of conductive stripes. At least one dielectric spacer may interpose the conductive network. Conductive plugs may interconnect a bond pad and one of the conductive layers.
    Type: Application
    Filed: May 3, 2012
    Publication date: August 23, 2012
    Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., ("TSMC")
    Inventors: Shin-Puu Jeng, Yu-Wen Liu, Hao-Yi Tsai, Hsien-Wei Chen
  • Patent number: 8247911
    Abstract: Provided is a bonding structure of a bonding wire and a method for forming the same which can solve problems of conventional technologies in practical application of a multilayer copper wire, improve the formability and bonding characteristic of a ball portion, improve the bonding strength of wedge connection, and have a superior industrial productivity. A bonding wire mainly composed of copper, and a concentrated layer where the concentration of a conductive metal other than copper is high is formed at a ball bonded portion. The concentrated layer is formed in the vicinity of the ball bonded portion or at the interface thereof. An area where the concentration of the conductive metal is 0.05 to 20 mol % has a thickness greater than or equal to 0.1 ?m, and it is preferable that the concentration of the conductive metal in the concentrated layer should be five times as much as the average concentration of the conductive metal at the ball bonded portion other than the concentrated layer.
    Type: Grant
    Filed: January 15, 2008
    Date of Patent: August 21, 2012
    Assignees: Nippon Steel Materials Co., Ltd., Nippon Micrometal Corporation
    Inventors: Tomohiro Uno, Shinichi Terashima, Keiichi Kimura, Takashi Yamada, Akihito Nishibayashi
  • Patent number: 8247702
    Abstract: An integrated circuit mounted board includes a printed wiring board and an integrated circuit bare chip mounted on the printed wiring board. The printed wiring board includes a metal base, an insulating member made of an insulating material and disposed on the metal base, and a wiring pattern disposed on the insulating member. The wiring pattern includes an electrode part to which the integrated circuit bare chip is electrically coupled. The insulating member includes an under region being opposite to the electrode part. The metal base includes a metal substrate and a metal portion protruding from the metal substrate. The metal portion is buried in the under region of the insulating member.
    Type: Grant
    Filed: February 9, 2010
    Date of Patent: August 21, 2012
    Assignee: Denso Corporation
    Inventor: Takuya Kouya
  • Patent number: 8242543
    Abstract: A semiconductor manufacturing process for wafer-to-wafer stacking of a reconstituted wafer with a second wafer creates a stacked (3D) IC. The reconstituted wafer includes dies, die interconnects and mold compound. When stacked, the die interconnects of the reconstituted wafer correspond to die interconnects on the second wafer. Wafer-to-wafer stacking improves throughput of the manufacturing process. The reconstituted wafer may include dies of different sizes than those in the second wafer. Also, the dies of the reconstituted wafer may be singulated from a wafer having a different size than the second wafer. Thus, this wafer-to-wafer manufacturing process may combine dies and/or wafers of dissimilar sizes.
    Type: Grant
    Filed: August 26, 2009
    Date of Patent: August 14, 2012
    Assignee: QUALCOMM Incorporated
    Inventors: Arvind Chandrasekaran, Brian M. Henderson
  • Patent number: 8242603
    Abstract: An integrated circuit (IC) structure includes a semiconductor substrate having a plurality of memory bits including IC identification information and a plurality of alternating metal and via layers thereabove. The IC structure includes a bond pad layer formed over a top one of the metal layers. The bond pad layer includes a plurality of pins connected to respective ones of the plurality of memory bits through the metal and via layers, at least one first pad connected to a higher voltage power supply rail and at least one second pad is connected to a lower voltage power supply rail. The bond pad layer has a plurality of circuit segments therein that each connects a respective one of the plurality of pins to either the at least one first pad or the at least one second pad for programming the IC identification information into the memory bit corresponding to that pin.
    Type: Grant
    Filed: December 10, 2007
    Date of Patent: August 14, 2012
    Assignee: Agere Systems Inc.
    Inventors: Joseph J. Check, Edward B. Harris, Lyle K. Mantz, II, Richard R. Kiser, Patricia J. Leith
  • Patent number: 8242610
    Abstract: There is provided a semiconductor device including a semiconductor substrate on which at least one electrode pad is formed, a rewiring layer connected to the electrode pad, and an encapsulation part which encapsulates the semiconductor substrate, the electrode pad being formed of a first region including a connection part connected to the rewiring layer and a second region other than the first region, the device including: an insulating film provided on the semiconductor substrate, having an opening at which the first region in the electrode pad is exposed, and covering the second region of the electrode pad, wherein the rewiring layer is connected to the first region of the electrode pad exposed at the opening, and extends across the insulating film so as to cover the second region of the electrode pad from above.
    Type: Grant
    Filed: July 31, 2009
    Date of Patent: August 14, 2012
    Assignee: Lapis Semiconductor Co., Ltd.
    Inventors: Tadashi Yamaguchi, Kenji Nagasaki
  • Patent number: 8242613
    Abstract: A semiconductor die has rows of bond pads along the edges of a major surface. The corners of the die are designated as keep out areas, with design layout rules prohibiting a probe-able bond pad from being placed in the keep out areas so that a minimum distance may be maintained between distal ends of adjacent rows of bond pads (i.e., bond pads along adjacent edges). The bond pads of each row have IO pad areas that are aligned with each other and IO probe areas that are aligned with each other. A generally L-shaped bond pad includes a first, vertical part that extends inwardly from an edge of the semiconductor die and a second, horizontal part connected to the vertical part. The L-shaped bond pad may be placed between a last bond pad in a row and a corner keep out area, and the second part of the L-shaped bond pad extends into the corner keep out area.
    Type: Grant
    Filed: September 1, 2010
    Date of Patent: August 14, 2012
    Assignee: Freescale Semiconductor, Inc.
    Inventors: Chetan Verma, Shailesh Kumar, Meng Kong Lye
  • Patent number: 8241954
    Abstract: In a wafer level chip scale package (WLCSP), a semiconductor die has active circuits and contact pads formed on its active surface. A second semiconductor die is disposed over the first semiconductor die. A first redistribution layer (RDL) electrically connects the first and second semiconductor die. A third semiconductor die is disposed over the second semiconductor die. The second and third semiconductor die are attached with an adhesive. A second RDL electrically connects the first, second, and third semiconductor die. The second RDL can be a bond wire. Passivation layers isolate the RDLs and second and third semiconductor die. A plurality of solder bumps is formed on a surface of the WLCSP. The solder bumps are formed on under bump metallization which electrically connects to the RDLs. The solder bumps electrically connect to the first, second, or third semiconductor die through the first and second RDLs.
    Type: Grant
    Filed: December 3, 2007
    Date of Patent: August 14, 2012
    Assignee: STATS ChipPAC, Ltd.
    Inventors: Zigmund R. Camacho, Dioscoro A. Merilo, Lionel Chien Hui Tay, Frederick R. Dahilig
  • Patent number: 8242499
    Abstract: A method of producing a semiconductor device includes the steps of preparing an SOQ (Silicon On Quartz) substrate in which a semiconductor layer is formed on a quartz substrate; forming a plurality of semiconductor device forming regions in the SOQ substrate; forming a crack inspection pattern in the SOQ substrate; inspecting the crack inspection pattern to detect a crack in the crack inspection pattern in a first inspection step; and inspecting the semiconductor device forming regions to detect a crack in the semiconductor device forming regions in a second inspection step when the crack is detected in the crack inspection pattern in the first inspection step.
    Type: Grant
    Filed: November 17, 2009
    Date of Patent: August 14, 2012
    Assignee: Oki Semiconductor Co., Ltd.
    Inventor: Toshio Nagata
  • Patent number: 8237274
    Abstract: A semiconductor device is provided that includes a substrate having opposing first and second surfaces and an interconnect structure extending between the first and second surfaces. A plurality of bond pads are located on the first surface of the substrate and the bond pads are electrically connected to the interconnect structure. The bond pads each have two or more micro-bumps, with the two or more micro-bumps on each bond pad being arranged to electrically connect the bond pad to one die pad of a semiconductor die. A plurality of external contacts are located on the second surface of the substrate and the external contacts are electrically connected to the interconnect structure.
    Type: Grant
    Filed: May 13, 2010
    Date of Patent: August 7, 2012
    Assignee: Xilinx, Inc.
    Inventor: Arifur Rahman
  • Patent number: 8237267
    Abstract: A semiconductor device with semiconductor chips stacked thereon is provided. The semiconductor device is reduced in size and thickness. In a first memory chip and a second memory chip, first pads of the first memory chip located at a lower stage and hidden by the second memory chip located at an upper stage are drawn out by re-wiring lines, whereby the first pads projected and exposed from the overlying second memory chip and second pads of the second memory chip can be coupled together through wires. Further, a microcomputer chip and third pads formed on re-wiring lines are coupled together through wires over the second memory chip, whereby wire coupling of the stacked memory chips can be done without intervention of a spacer.
    Type: Grant
    Filed: February 8, 2011
    Date of Patent: August 7, 2012
    Assignee: Renesas Electronics Corporation
    Inventor: Minoru Shinohara
  • Publication number: 20120193705
    Abstract: A memory device includes a substrate having a cell array region defined therein. A dummy structure is disposed on or in the substrate near a boundary of the cell array region. The memory device also includes a vertical channel region disposed on the substrate in the cell array region. The memory device further includes a plurality of vertically stacked conductive gate lines with insulating layers interposed therebetween, the conductive gate lines and interposed insulating layers disposed laterally adjacent the vertical channel region and extending across the dummy structure, at least an uppermost one of the conductive gate lines and insulating layers having a surface variation at the crossing of the dummy structure configured to serve as a reference feature. The dummy structure may include a trench, and the surface variation may include an indentation overlying the trench.
    Type: Application
    Filed: October 31, 2011
    Publication date: August 2, 2012
    Inventors: Ju-young Lim, Woon-kyung Lee, Jae-joo Shim, Hui-chang Moon, Sung-min Hwang
  • Patent number: 8232657
    Abstract: Packaged semiconductor assemblies including interconnect structures and methods for forming such interconnect structures are disclosed herein. One embodiment of a packaged semiconductor assembly includes a support member having a first bond-site and a die carried by the support member having a second bond-site. An interconnect structure is connected between the first and second bond-sites and includes a wire that is coupled to at least one of the first and second bond-sites. The interconnect structure also includes a third bond-site coupled to the wire between the first and second bond-sites.
    Type: Grant
    Filed: December 20, 2010
    Date of Patent: July 31, 2012
    Assignee: Micron Technology, Inc.
    Inventors: Suan Jeung Boon, Meow Koon Eng, Yong Poo Chia
  • Patent number: 8232642
    Abstract: A printed circuit board includes a body part formed with connection pads on a first surface thereof; and a warpage compensating part formed over the first surface of the body part and having a height that increases from edges toward a center of the warpage compensating part so that an upper surface of the warpage compensating part facing away from the first surface of the body part is convex upward. The warpage compensating part comprises conductive layer patterns formed over the first surface of the body part to be electrically connected to the connection pads; and a solder resist formed over the first surface of the body part so as to expose the conductive layer patterns. The height of the solder resist gradually increases from both edges toward a center of the solder resist.
    Type: Grant
    Filed: July 13, 2010
    Date of Patent: July 31, 2012
    Assignee: Hynix Semiconductor Inc.
    Inventors: Seong Cheol Kim, Chang Jun Park
  • Patent number: 8227917
    Abstract: A bonding pad design is disclosed that includes one or more pad groups on a semiconductor device. Each pad group is made up of two or more bonding pads that have an alternating orientation, such that adjacent bonding pads have their bond ball on opposite sides in relation to the adjacent bonding pad.
    Type: Grant
    Filed: October 8, 2007
    Date of Patent: July 24, 2012
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Shih-Hsun Hsu, Hao-Yi Tsai, Benson Liu, Chia-Lun Tsai, Hsien-Wei Chen, Anbiarshy N. F. Wu, Shang-Yun Hou, Shin-Puu Jeng
  • Patent number: 8227926
    Abstract: A routing layer for a semiconductor die is disclosed. The routing layer includes pads for attaching solder bumps; bond-pads bonded to bump-pads of a die having an integrated circuit, and traces interconnecting bond-pads to pads. The routing layer is formed on a layer of dielectric material. The routing layer includes conductive traces at least partially surrounding some pads so as to absorb stress from solder bumps attached to the pads. Parts of the traces that surround pads protect parts of the underlying dielectric material proximate the solder bumps, from the stress.
    Type: Grant
    Filed: October 23, 2009
    Date of Patent: July 24, 2012
    Assignee: ATI Technologies ULC
    Inventors: Roden Topacio, Gabriel Wong
  • Patent number: 8222726
    Abstract: A semiconductor device package and a method of fabricating the same are provided. The semiconductor device package includes a substrate, a first chip, a jumper chip, a plurality of first bonding wires and a plurality of second bonding wires. The substrate has a plurality of contact pads. The first chip is disposed and electrically connected to the substrate via the first bonding wires. The jumper chip is disposed on the first chip and has a plurality of metal pads. Each of the metal pads is electrically connected to two contact pads of the substrate via two second bonding wires, respectively.
    Type: Grant
    Filed: March 29, 2010
    Date of Patent: July 17, 2012
    Assignee: Advanced Semiconductor Engineering, Inc.
    Inventors: Hsiao-Chuan Chang, Tsung-Yueh Tsai, Yi-Shao Lai, Jiunn Chen, Ming-Hsiang Cheng
  • Patent number: 8222741
    Abstract: A semiconductor module having a current connection element designed for a high current carrying capability is disclosed. In one embodiment, the current connection element includes a plurality of metal layers which rest directly on one another.
    Type: Grant
    Filed: March 29, 2007
    Date of Patent: July 17, 2012
    Assignee: Infineon Technologies AG
    Inventors: Reinhold Bayerer, Guido Strotmann, Dirk Froebus, Reinhold Spanke
  • Patent number: 8222736
    Abstract: A semiconductor device includes: a pad that is formed on a semiconductor layer, contains Al, and has an interconnection portion that is formed outside a bonding area; an interconnection layer that contains Au and is electrically connected to the interconnection portion of the pad, an edge of the interconnection layer being formed outside of the bonding area; and a barrier layer that is provided between the interconnection portion and the interconnection layer.
    Type: Grant
    Filed: March 24, 2008
    Date of Patent: July 17, 2012
    Assignee: Eudyna Devices Inc.
    Inventor: Takeshi Igarashi
  • Publication number: 20120175788
    Abstract: The heat dissipation capability of a mounted semiconductor element can be improved, and the flexibility of circuit design of the semiconductor element and a circuit board and the productivity of the semiconductor element during a mounting step can be improved. A semiconductor element 1 and a circuit board 3 are arranged so that while the first main surfaces 1a and 3a of the semiconductor element 1 and the circuit board 3 face in the same direction and side surfaces 1c and 3c of the semiconductor element 1 and the circuit board 3 face each other, the connection electrode 2 and the electrode pad 4 are connected together. The first main surfaces 1a and 3a of the semiconductor element 1 and the circuit board 3 are covered with an encapsulation resin 7.
    Type: Application
    Filed: March 22, 2012
    Publication date: July 12, 2012
    Applicant: PANASONIC CORPORATION
    Inventor: Takao OCHI
  • Patent number: 8217519
    Abstract: A multi-chip package is provided. The multi-chip package includes: a first semiconductor chip including first circuitry, a first chip terminal in communication with the first circuitry, a first surface, and conductor means for transmitting at least one of a signal and power; a second semiconductor chip attached above the first surface of the first semiconductor chip, the second semiconductor chip including second circuitry and a second chip terminal in communication with the second circuitry; and an electrical connection connecting the second chip terminal of the second semiconductor chip to the conductor means of the first semiconductor chip; wherein the conductor means is dedicated to the second semiconductor chip and does not transmit either a signal or power to or from the remainder of the first semiconductor chip.
    Type: Grant
    Filed: December 15, 2010
    Date of Patent: July 10, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Seok-Chan Lee, Min-Woo Kim
  • Patent number: 8217521
    Abstract: A hardwired switch of a die stack including eight landing pads is provided. A first, a second, a third, and a fourth landing pads are disposed on a first surface of a die. The second and the fourth landing pads are electrically connected to the first and the third landing pads respectively. A fifth, a sixth, a seventh, and an eighth landing pads are disposed on a second surface of the die. The seventh and the eighth landing pads are electrically connected to the sixth and the fifth landing pads respectively. In a vertical direction of the die, the first, the second, the third, and the fourth landing pads overlap partially or fully with the fifth, the sixth, the seventh, and the eighth landing pads respectively. In addition, an operating method of a hardwired switch is also provided.
    Type: Grant
    Filed: September 24, 2009
    Date of Patent: July 10, 2012
    Assignee: Industrial Technology Research Institute
    Inventors: Ting-Sheng Chen, Yung-Fa Chou, Ding-Ming Kwai
  • Patent number: 8217522
    Abstract: A printed circuit board is disclosed having coextensive electrical connectors and contact pad areas. Areas of the contact pads where the traces and/or vias are located may be etched away to ensure electrical isolation between the traces, vias and contact pads.
    Type: Grant
    Filed: June 21, 2010
    Date of Patent: July 10, 2012
    Assignee: SanDisk Technologies Inc.
    Inventors: Chih-Chin Liao, Han-Shiao Chen, Chin-Tien Chiu, Ken Jian Ming Wang, Cheeman Yu, Hem Takiar
  • Patent number: 8217507
    Abstract: A semiconductor package which is structured to allow for the edge mounting thereof in a vertical mount orientation. The semiconductor package comprises a flexible substrate or “flex circuit.” The flexible substrate includes a conductive pattern disposed on a first surface thereof, and a plurality of conductive pads or terminals disposed on a second surface thereof which is disposed in opposed relation to the first surface. Mounted to the first surface of the flexible substrate are one or more electronic components such as semiconductor dies. The semiconductor die(s) is/are electrically connected to the conductive pattern, and thereafter covered or encapsulated by a package body applied to a portion of the first surface of the flexible substrate. That portion of the flexible substrate including the conductive pads or terminals formed on the second surface thereof is thereafter folded and adhered to a portion of the package body through the use of a suitable adhesive.
    Type: Grant
    Filed: January 22, 2010
    Date of Patent: July 10, 2012
    Assignee: Amkor Technology, Inc.
    Inventors: Jesse E. Galloway, Bob-Shih Wei Kuo, Ahmer Syed
  • Patent number: 8212367
    Abstract: An integrated circuit (IC) die includes two bonding pads, that share a common logical function, such as signal input or signal output, separated by the width of the die, and preferably on opposite sides of the die. System-in-package devices are produced by steps including directly electrically connecting one or the other bonding pad to bonding pads of other, functionally different IC dies, with the bonding pads of the other IC dies, to which are connected bonding pads of common logical function of the IC dies of the present invention, being functionally identical but geometrically different. Multchip package devices are produced by stacking the IC dies of the present invention with other IC dies and directly electrically connecting one or the other bonding pad to different bonding pads of the other IC dies.
    Type: Grant
    Filed: July 27, 2005
    Date of Patent: July 3, 2012
    Assignee: SanDisk IL Ltd.
    Inventor: Amir Ronen
  • Patent number: 8212357
    Abstract: The invention generally relates to semiconductor devices, and more particularly to structures and methods for enhancing electromigration (EM) performance in solder bumps and related structures. A semiconductor structure includes a wire comprising first and second wire segments, a pad formed over the wire, and a ball limiting metallization (BLM) layer formed over the pad. The semiconductor structure also includes a solder bump formed over the BLM layer, a terminal via formed over the BLM layer, and at least one peripheral via formed between the second wire segment and the pad. The first and second wire segments are discrete wire segments.
    Type: Grant
    Filed: August 8, 2008
    Date of Patent: July 3, 2012
    Assignee: International Business Machines Corporation
    Inventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Timothy D. Sullivan
  • Publication number: 20120161337
    Abstract: A wiring method for a semiconductor integrated circuit has the steps of, separately from a first layer on which a first signal wiring pattern is mainly formed, laying out a first power-supply wiring pattern on a second layer so that a plurality of rows of the first power-supply wiring pattern are regularly arranged with vacant areas each interposed between the rows and making narrower a width of each vacant area than a narrowest width of a row among the rows of the first power-supply wiring pattern, laying out a second signal wiring pattern electrically conductive to the first layer in two or more rows of the vacant areas on the second layer so that the second signal wiring pattern is not in contact with adjacent rows of the first power-supply wiring pattern on both sides, and laying out a second power-supply wiring pattern further in at least a portion of a pattern-layout allowable area remaining in the vacant areas.
    Type: Application
    Filed: September 15, 2011
    Publication date: June 28, 2012
    Applicant: KABUSHIKI KAISHA TOSHIBA
    Inventor: Tetsuaki Utsumi
  • Patent number: 8207613
    Abstract: A semiconductor memory device includes a cell array layer including a first and a second wiring, which cross each other; a third wiring formed on a first wiring layer below the cell array layer; a fourth wiring formed on a second wiring layer above the cell array layer; and a contact extending in a stacking direction for connecting the third and the fourth wiring, wherein the device further comprises a redundant wiring layer being formed between the first and the second wiring layer, the redundant wiring layer being formed with a redundant wiring having a portion extending in the same direction as at least one of the third and the fourth wiring, and the third and the redundant wiring, and the fourth and the redundant wiring being connected by a plurality of contacts arranged along the portion extending in the same direction as the third or the fourth wiring.
    Type: Grant
    Filed: March 5, 2010
    Date of Patent: June 26, 2012
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yuki Okukawa, Satoru Takase
  • Patent number: 8207617
    Abstract: Conductive lines are formed on a wafer containing multiple circuits. The conductive lines are isolated from the circuits formed within the wafer. Chips are mounted on the wafer and have their chip pads connected to the conductive lines of the wafer. The wafer may then be protected with a packaging resin and singulated.
    Type: Grant
    Filed: June 6, 2011
    Date of Patent: June 26, 2012
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sunpil Youn, Seok-Chan Lee
  • Patent number: RE43720
    Abstract: A multi-chip device which includes a plurality of integrated circuit die disposed one over another. Each integrated circuit die includes one or a plurality of bond pads. One or a plurality of conductors are disposed to electrically couple the bond pads of vertically adjacent integrated circuit die. Each conductor is designed, calculated, specified and/or predetermined to have a length so as to behave as a segment in a multi-drop transmission line. The multi-drop transmission line may be terminated at one end or utilized in a flow-through approach. In one embodiment, an integrated circuit die may be horizontally offset with respect to a vertically adjacent integrated circuit die to expose the periphery region. In another embodiment, each integrated circuit die may be stacked and aligned in a vertical column. In this embodiment, a spacer such as a thermally conductive spacer is disposed between each integrated circuit die in the stack.
    Type: Grant
    Filed: September 15, 2005
    Date of Patent: October 9, 2012
    Assignee: Rambus Inc.
    Inventors: Donald V. Perino, Sayeh Khalili