Configuration Or Pattern Of Bonds Patents (Class 257/786)
-
Patent number: 8207018Abstract: A semiconductor package is disclosed. One embodiment provides a semiconductor package singulated from a wafer includes a chip defining an active surface, a back side opposite the active surface, and peripheral sides extending between the active surface and the back side; a contact pad disposed on the active surface; and a metallization layer extending from the contact pad onto a portion of the peripheral sides of the chip.Type: GrantFiled: October 13, 2010Date of Patent: June 26, 2012Assignee: Infineon Technologies AGInventors: Horst Theuss, Adolf Koller
-
Publication number: 20120153511Abstract: A hard mask composition includes a solvent and an aromatic ring-containing compound represented by the following Chemical Formula 1:Type: ApplicationFiled: September 23, 2011Publication date: June 21, 2012Inventors: Jee-Yun SONG, Min-Soo KIM, Hwan-Sung CHEON, Seung-Bae OH, Yoo-Jeong CHOI
-
Patent number: 8203217Abstract: A semiconductor package having a stacked wafer level structure includes a base substrate; a semiconductor chip; a redistribution pattern; and a second insulation layer pattern. The base substrate having a chip region and a peripheral region disposed at the periphery of the chip region. The semiconductor chip is disposed over the chip region and has a bonding pad. The first insulation layer pattern covers the chip region and the peripheral region and exposes the bonding pad. The redistribution pattern is disposed over the first insulation layer pattern and extends from the bonding pad to the peripheral region. The second insulation layer pattern is disposed over the first insulation layer pattern and opening some portion of the redistribution pattern disposed in the peripheral region.Type: GrantFiled: February 10, 2011Date of Patent: June 19, 2012Assignee: Hynix Semiconductor Inc.Inventor: Min Suk Suh
-
Patent number: 8203081Abstract: An exemplary printed circuit board preform (20) includes at least two printed circuit board units (211), at least one boundary (201, 202) formed on the junction of the at least two printed circuit board units, and at least one conductor (206, 208) configured on a surface of the printed circuit board preform and crossing the at least one boundary of the at least two printed circuit board units.Type: GrantFiled: September 25, 2008Date of Patent: June 19, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Chang-Te Liao
-
Publication number: 20120146110Abstract: A semiconductor device includes contact structures and conductive wires formed over the contact structures and coupled to the respective contact structures. Part of each of the conductive wires crosses the contact structure.Type: ApplicationFiled: December 13, 2011Publication date: June 14, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Woo Yung Jung
-
Patent number: 8198739Abstract: A method of forming a compressible contact structure on a semi-conductor chip which comprises bonding a compressible polymer layer to the chip's surface, forming a plurality of openings within the layer, depositing electrically conductive material within the openings to form electrical connections with the chip's contacts, forming a plurality of electrically conductive line elements on the polymer layer extending from a respective opening and each including an end portion, and forming a plurality of contact members each on a respective one of the line segment end portions. The compressible polymer layer allows the contact members to deflect toward (compress) the chip when the contact members are engaged by an external force or forces. A semi-conductor chip including such a compressible contact structure is also provided.Type: GrantFiled: August 13, 2010Date of Patent: June 12, 2012Assignee: Endicott Interconnect Technologies, Inc.Inventors: How Lin, Frank Egitto, Voya Markovich
-
Patent number: 8198738Abstract: A bond pad and a method of making the same for a semiconductor die has a bonding region formed on the bond pad. A test region is formed on the bond pad and is adjacent to the bonding region.Type: GrantFiled: October 16, 2007Date of Patent: June 12, 2012Assignee: Amkor Technology, Inc.Inventors: Chan Ha Hwang, Do Hyun Na, Chang Deok Lee
-
Publication number: 20120139108Abstract: A semiconductor package includes a package substrate including a first wiring embedded in the package substrate, a second wiring embedded in the package substrate, the second wiring electrically insulated from the first wiring, and a capacitor embedded in the package substrate, the capacitor including a first electrode electrically connected to the first wiring and a second electrode electrically connected to the second wiring. At least a first semiconductor chip is disposed on the package substrate. A plurality of connection terminals are disposed between the package substrate and the first semiconductor chip and contact the package substrate, and form at least a first group of at least two connection terminals formed continuously adjacent to each other and electrically connected to the first wiring, and at least a second group of at least two connection terminals formed continuously adjacent to each other and electrically connected to the second wiring.Type: ApplicationFiled: October 14, 2011Publication date: June 7, 2012Inventors: Yonghoon Kim, Jihyun Lee
-
Patent number: 8193627Abstract: In one embodiment of the present invention, an IC chip mounting package is arranged such that an IC chip and a film base member are connected via an interposer, and a section in which the IC chip, the film base member, and the interposer are connected is sealed with sealing resin. The sealing resin is provided by potting sealing resin around the interposer via a potting nozzle, or is provided by potting the sealing resin around the IC chip, that is, via a device hole. Moreover, the sealing resin has a coefficient of linear expansion of not more than 80 ppm/° C., a viscosity of not less than 0.05 Pa·s but not more than 0.25 Pa·s, and also includes filler having a particle size of not more than 1 ?m.Type: GrantFiled: November 30, 2007Date of Patent: June 5, 2012Assignee: Sharp Kabushiki KaishaInventors: Satoru Kudose, Tomokatsu Nakagawa, Tatsuya Katoh
-
Patent number: 8193546Abstract: A light-emitting-diode (LED) array includes a first LED device having a first electrode and a second LED device having a second electrode. The first and the second LED device are formed on a common substrate and are separated by a gap. At least one polymer material substantially fills the gap. An interconnect, formed on top of the at least one polymer material, electrically connects the first electrode and the second electrode.Type: GrantFiled: November 17, 2010Date of Patent: June 5, 2012Assignee: Pinecone Energies, Inc.Inventors: Ray-Hua Horng, Yi-An Lu, Heng Liu
-
Patent number: 8193015Abstract: A method for forming a light-emitting-diode (LED) array is disclosed includes forming an LED structure on a substrate. The LED structure is divided into at least a first LED device and a second LED device with a gap between the first LED device and the second LED device. At least one polymer material is deposited over the LED structure to substantially fill the gap with the at least one polymer material. Portions of the at least one polymer material are removed to expose a first electrode of the first LED device and a second electrode of the second LED device. An interconnect is formed on top of the at least one polymer material electrically connecting the first and second electrode.Type: GrantFiled: December 21, 2010Date of Patent: June 5, 2012Assignee: Pinecone Energies, Inc.Inventors: Ray-Hua Horng, Yi-An Lu, Heng Liu
-
Patent number: 8193530Abstract: An integrated-circuit semiconductor device includes external electrical connection pads on one face and electrical connection vias under said pads. The electrical connection vias are arranged with a defined pitch in a defined direction. Each via is respectively associated with one of a plurality of adjacent zones of the face. These zones extend perpendicularly to the pitch direction. The electrical connection pads are grouped in adjacent pairs. An insulation space is located between the pads of each pair of electrical connection pads. In a direction perpendicular to the pitch direction, the pads in the pair are spaced apart. The pads of each pair of electrical connection pads extend over a pair of adjacent zones and are associated with two adjacent vias.Type: GrantFiled: August 11, 2009Date of Patent: June 5, 2012Assignees: STMicroelectronics S.A., STMicroelectronics (Crolles 2) SASInventors: Eric Sabouret, Laurent Hoareau, Yves Salmon
-
Patent number: 8193608Abstract: A semiconductor device includes: a gate electrode formed above a semiconductor region; a drain region and a source region formed in portions of the semiconductor region located below sides of the gate electrode in a gate length direction, respectively; a plurality of drain contacts formed on the drain region to be spaced apart in a gate width direction of the gate electrode; and a plurality of source contacts formed on the source region to be spaced apart in the gate width direction of the gate electrode. The intervals between the drain contacts are greater than the intervals between the source contacts.Type: GrantFiled: August 1, 2011Date of Patent: June 5, 2012Assignee: Panasonic CorporationInventors: Hiroaki Yabu, Toshihiro Kogami, Katsuya Arai
-
Publication number: 20120133058Abstract: The semiconductor device has the CSP structure, and includes: a plurality of electrode pads formed on a semiconductor integrated circuit in order to input/output signals from/to exterior; solder bumps for making external lead electrodes; and rewiring. The solder bumps are arranged in two rows along the periphery of the semiconductor device. The electrode pads are arranged inside the outermost solder bumps so as to be interposed between the two rows of solder bumps. Each trace of the rewiring is extended from an electrode pad, and is connected to any one of the outermost solder bumps or any one of the inner solder bumps.Type: ApplicationFiled: February 3, 2012Publication date: May 31, 2012Applicant: ROHM CO., LTD.Inventor: Kunihiro KOMIYA
-
Patent number: 8188607Abstract: A layout structure disposed on the substrate of the liquid crystal display (LCD) for chip coupling is provided. The first and second orientations that are substantially perpendicular to the first orientation can be defined on the substrate. The layout structure includes a plurality of lines, which extend along the second orientation, and a plurality of conductive pads that are respectively disposed on the lines. The conductive pads are distributed along the first orientation and staggered along the second orientation. Each line can shift away from the adjacent conductive pad on the first orientation. Thus, the LCD chip has a better conductivity and a thinner dimension under the precision of the conventional machines.Type: GrantFiled: November 16, 2007Date of Patent: May 29, 2012Assignee: AU Optronics Corp.Inventors: Shao-Ping Lin, Shuo-Yen Hung
-
Patent number: 8188588Abstract: A manufacturing method of a substrate for a semiconductor package includes a resist layer forming step to form a resist layer on a surface of a conductive substrate; an exposure step to expose the resist layer using a glass mask with a mask pattern including a transmission area, a light shielding area, and an intermediate transmission area, wherein transmittance of the intermediate transmission area is lower than that of the transmission area and is higher than that of the light shielding area; a development step to form a resist pattern including a hollow with a side shape including a slope part decreasing in hollow circumference as the hollow circumference approaches the substrate; and a plating step to plate on an exposed area to form a metal layer with a side shape including a slope part decreasing in circumference as the circumference approaches the substrate.Type: GrantFiled: February 18, 2010Date of Patent: May 29, 2012Assignee: Sumitomo Metal Mining Co., Ltd.Inventors: Yoichiro Hamada, Shigeru Hosomomi
-
Patent number: 8183127Abstract: A basic building block for wafer scale stacked integrated circuits is disclosed. The building block includes an integrated circuit device having an integrated circuit substrate having a circuit layer sandwiched between a buffer layer and a dielectric layer. The dielectric layer has a top side and a bottom side, the bottom side being in contact with the circuit layer. The top surface of the dielectric layer includes a plurality of pads. Each pad extends above the top surface by a predetermined distance. The pads have dimensions that reduce irregularities in the top surface of the pads. In addition, the pads are arranged in a manner to promote planarization of the surface of the wafer via CMP.Type: GrantFiled: May 24, 2010Date of Patent: May 22, 2012Assignee: Tezzaron Semiconductor, Inc.Inventors: Robert Patti, Sangki Hong, Ramasamy Chockalingam
-
Patent number: 8183147Abstract: A method of fabricating a semiconductor device includes: forming a semiconductor chip portion having an electrode on a main surface of a wafer; forming a first resist pattern having a first opening on the electrode; filling the first opening with a first electrically conductive material, thereby forming an electrically conductive post; removing the first resist pattern after said forming of the electrically conductive post; forming an interlayer dielectric film having a second opening positioned on the electrically conductive post; and forming an electrically conductive redistribution layer extending from an upper surface of the electrically conductive post over an upper surface of the interlayer dielectric film.Type: GrantFiled: February 14, 2011Date of Patent: May 22, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Osamu Koike
-
Publication number: 20120119393Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a foldable segment, a base segment, and a stack segment; connecting a base substrate connector directly on the base segment; connecting a stack substrate connector directly on the stack segment; mounting a base integrated circuit over the base segment with the base substrate connector outside a perimeter of the base integrated circuit; and folding the package substrate with the stack segment over the base segment and the stack substrate connector directly on the base substrate connector.Type: ApplicationFiled: November 17, 2010Publication date: May 17, 2012Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Publication number: 20120119387Abstract: A semiconductor package includes a semiconductor device including a plurality of signal pads and a plurality of auxiliary pads which are alternatively arranged in a predetermined direction, and a package board including a plurality of signal bond fingers, a plurality of first power supply voltage bond fingers, and a plurality of second power supply voltage bond fingers. The signal pads are connected respectively to the signal bond fingers by first wires. The first power supply voltage bond fingers and the second power supply voltage bond fingers are connected respectively to the auxiliary pads by second wires. The first wires are disposed between those of the second wires which are connected to the first power supply voltage bond fingers and those of the second wires which are connected to the second power supply voltage bond fingers.Type: ApplicationFiled: November 8, 2011Publication date: May 17, 2012Inventors: Mitsuaki KATAGIRI, Ken Iwakura, Yutaka Uematsu
-
Patent number: 8178975Abstract: The semiconductor package includes: a semiconductor chip module having multiple adjacently arranged or integrally formed semiconductor chips each with a bonding pad group and a connection member electrically connecting each of the bonding pads included in the first bonding pad group to the corresponding bonding pad in the second bonding pad group. In the present invention pad parts can be formed on the outside of the semiconductor chip module to conform with the standards of JEDEC. These pad parts are then connected to the semiconductor chips bonding pads through re-distribution layers. The pad parts of the semiconductor package can then conform to the JEDEC standards even while having a semiconductor chip with bonding pads smaller than the standards.Type: GrantFiled: November 1, 2010Date of Patent: May 15, 2012Assignee: Hynix Semiconductor Inc.Inventors: Seung Taek Yang, Shin Young Park
-
Patent number: 8178392Abstract: An electronic system is provided including forming a substrate having a radiating patterned pad, mounting an electrical device having an external interconnect over the radiating patterned pad with the external interconnect offset from the radiating patterned pad, and aligning the external interconnect with the radiating patterned pad.Type: GrantFiled: May 18, 2007Date of Patent: May 15, 2012Assignee: Stats Chippac Ltd.Inventors: Haengcheol Choi, Ki Youn Jang, Taewoo Kang, Il Kwon Shim
-
Patent number: 8178980Abstract: A bonding pad structure is provided that includes two conductive layers and a connective layer interposing the two conductive layers. The connective layer includes a contiguous, conductive structure. In an embodiment, the contiguous conductive structure is a solid layer of conductive material. In other embodiments, the contiguous conductive structure is a conductive network including, for example, a matrix configuration or a plurality of conductive stripes. At least one dielectric spacer may interpose the conductive network. In an embodiment, the conductive density of the connective layer is between approximately 20% and 100%.Type: GrantFiled: February 5, 2008Date of Patent: May 15, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shin-Puu Jeng, Yu-Wen Liu, Hao-Yi Tsai, Hsien-Wei Chen
-
Patent number: 8178981Abstract: The present invention aims at offering the semiconductor device which can improve the strength to the stress generated with a bonding pad. In the semiconductor device concerning the present invention, a plurality of bonding pads are formed on a semiconductor chip. In each bonding pad, a plurality of second line-like metals are formed under the first metal formed using the wiring layer of the top layer. And a bonding pad is put in order and located along the long-side direction of a second metal to achieve the above objects. That is, a bonding pad is put in order and located so that the long-side direction of a second metal and the arrangement direction of a bonding pad may become in the same direction.Type: GrantFiled: March 2, 2010Date of Patent: May 15, 2012Assignee: Renesas Electronics CorporationInventors: Teruaki Kanzaki, Yoshinori Deguchi, Kazunobu Miki
-
Publication number: 20120112784Abstract: An IC package includes an integrated circuit for transmitting and receiving a pair of differential signals composed of a signal having positive polarity and a signal having negative polarity, a first signal terminal for transmitting the signal having positive polarity, a second signal terminal for transmitting the signal having negative polarity, and a third terminal arranged between the first signal terminal and the second signal terminal. The first and second terminals are electrically connected to the integrated circuit, and the third terminal is not electrically connected to the integrated circuit.Type: ApplicationFiled: April 13, 2011Publication date: May 10, 2012Inventors: Kohei Masuda, Osamu Shibata, Hiroshi Suenaga, Yoshiyuki Saito
-
Patent number: 8174104Abstract: A semiconductor arrangement includes first and second integrated circuits (dies), an electrically conductive intermediate element, and one or more bond conductors. The first and the second integrated circuits are arranged in a package. The first integrated circuit has a first contact pad. The second integrated circuit has a second contact pad. The intermediate element is disposed on the second contact pad. The conductors electrically connect the first and the second integrated circuits. At least one of the bond conductors has a first end electrically connected to the first contact pad, and a second wedge shaped end electrically connected to the intermediate element. The bond conductor is made of a first material and the intermediate element is made of a second material which is softer than the first material.Type: GrantFiled: June 9, 2009Date of Patent: May 8, 2012Assignee: Micronas GmbHInventor: Pascal Stumpf
-
Patent number: 8174129Abstract: A silicon-based thin package substrate is used for packaging semiconductor chips. The silicon-based thin package substrate preferably has a thickness of less than about 200 ?m. A plurality of traces are formed in the silicon-based thin package substrate, connecting BGA balls and solder bumps. A semiconductor chip may be mounted on the solder bumps. The silicon-based thin package substrate may be used as a carrier of semiconductor chips.Type: GrantFiled: August 10, 2010Date of Patent: May 8, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Szu Wei Lu, Clinton Chao, Ann Luh, Tjandra Winata Karta, Jerry Tzou, Kuo-Chin Chang
-
Publication number: 20120104633Abstract: An electronic device includes a semiconductor device and a wiring substrate having a wiring pattern. The semiconductor device includes: a semiconductor chip having an electrode; a convex-shaped resin protrusion provided on a surface of the semiconductor chip, the surface having the electrode; and wiring having a plurality of electrical coupling sections which are aligned on the resin protrusion and electrically coupled to the electrode. The semiconductor device is mounted to the wiring substrate so that the electrical coupling sections and the wiring pattern are brought into contact and electrically coupled with each other. The plurality of electrical coupling sections brought into contact with the wiring pattern include curved or bent shapes projecting in a longitudinal direction of the resin protrusion.Type: ApplicationFiled: January 9, 2012Publication date: May 3, 2012Applicant: SEIKO EPSON CORPORATIONInventor: Shuichi TANAKA
-
Publication number: 20120104634Abstract: A chip package structure includes a chip module, a plurality of pre-patterned structures, a filling material layer, and a redistribution layer. The chip module includes a chip including an upper surface, a side surface, and an active surface. The pre-patterned structures are disposed around the chip. Each of the pre-patterned structures includes a circuit, a first surface, an upper surface opposite the first surface, and a side surface. The filling material layer encapsulates the chip and the pre-patterned structures. The filling material layer includes a second surface, and encapsulates the upper and side surfaces of the chip, and the upper and side surfaces of each of the pre-patterned structures. The active surface, each first surface, and the second surface are substantially co-planar. The redistribution layer is disposed on the active surface, each first surface, and the second surface. The redistribution layer electrically connects the chip and each circuit.Type: ApplicationFiled: January 9, 2012Publication date: May 3, 2012Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chaofu Weng, Yi Ting Wu
-
Publication number: 20120104604Abstract: An integrated circuit (IC) device includes a substrate having a top surface including active circuitry including a plurality of I/O nodes, and a plurality of die pads coupled to the plurality of I/O nodes. A first dielectric layer including first dielectric vias is over the plurality of die pads. A redirect layer (RDL) including a plurality of RDL capture pads is coupled to the plurality of die pads over the first dielectric vias. A second dielectric layer including second dielectric vias is over the plurality of RDL capture pads. At least one of the second dielectric vias is a crack arrest via that has a via shape that includes an apex that faces away from a neutral stress point of the IC die and is oriented along a line from the neutral stress point to the crack arrest via to face in a range of ±30 degrees from the line. Under bump metallization (UBM) pads are coupled to the plurality of RDL capture pads over the second dielectric vias, and metal bonding connectors are on the UBM pads.Type: ApplicationFiled: November 1, 2010Publication date: May 3, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Robert Fabian McCarthy, Stanley Craig Beddingfield
-
Publication number: 20120104632Abstract: The integrated circuit comprises an analog block and a digital block in and/or on the same substrate. At least part of a first integrated-circuit portion (BA2) corresponding to the analog block is produced in a native technology and a second integrated-circuit portion (BN2) corresponding to said digital block, is produced in a shrunk technological version associated with said native technology.Type: ApplicationFiled: November 2, 2011Publication date: May 3, 2012Applicant: STMicroelectronics (Rousset) SASInventor: Guilhem BOUTON
-
Patent number: 8169086Abstract: A semiconductor chip pad structure and a method for manufacturing the same, wherein a flat area at the center of the terminal pad and a roughened area at the periphery thereof are provided by use of the mask photolithograph technique and the roughening process. The central area provides a sufficient adhering force for the ball bond while the peripheral area prevents the wire-bonding vibrating energy from the lateral transmission to the external side of the terminal pad. In this way, the ball bond for the terminal pad may meet the wire-bonding requirements. Moreover, the ball bond quality is ensured.Type: GrantFiled: March 30, 2010Date of Patent: May 1, 2012Assignee: Arima Optoelectronics Corp.Inventor: Hui-Heng Wang
-
Patent number: 8169088Abstract: For a DC to DC converter circuit integrated on a packaged die, the relative positions of various die pads and power MOSFETs on the die for a small outline integrated circuit package are described.Type: GrantFiled: July 2, 2009Date of Patent: May 1, 2012Assignee: Monolithic Power Systems, Inc.Inventor: James H. Nguyen
-
Patent number: 8169062Abstract: A semiconductor integrated circuit package having a leadframe (108) that includes a leadframe pad (103a) disposed under a die (100) and a bonding metal area (101a) that is disposed over at least two adjacent sides of the die. The increase in the bonding metal area (101a) increases the number of interconnections between the metal area (101a) and the die (100) to reduce the electric resistance and inductance. Furthermore, the surface area of the external terminals radiating from the package's plastic body (106) is increased if not maximized so that heat can be dissipated quicker and external terminal resistances reduced. The integrated circuit is applicable for MOSFET devices and the bonding metal area (101a) is used for the source terminal (101). The bonding metal area may have a “L” shape, a “C” shape, a “J” shape, an “I” shape or any combination thereof.Type: GrantFiled: May 24, 2011Date of Patent: May 1, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Leeshawn Luo, Anup Bhalla, Yueh-Se Ho, Sik K. Lui, Mike Chang
-
Patent number: 8169065Abstract: Stackable circuit structures and methods of fabrication are provided employing first level metallization directly on a chips-first layer(s), which includes: a chip(s), each with a pad mask over its upper surface and openings exposing its contact pads; electrically conductive structures; and structural dielectric material surrounding the side surfaces of the chips and the conductive structures. Each chips-first layer further includes a metallization layer on the front surface of the layer, residing at least partially on the pad mask and extending over an edge of the chip. Together, the pad mask and the structural material electrically isolate the metallization layer from the chip. Input/output interconnect structures physically and electrically contact the metallization layer over the front surface and/or the lower surfaces of the electrically conductive structures at the back surface of the chips-first layer, to facilitate input/output connection to chips of the layers in a stack.Type: GrantFiled: December 22, 2009Date of Patent: May 1, 2012Assignee: EPIC Technologies, Inc.Inventors: James E. Kohl, Charles W. Eichelberger
-
Patent number: 8164195Abstract: A pad structure of a semiconductor integrated circuit apparatus includes a semiconductor substrate upon which circuit patterns forming a device are disposed, a pad disposed on an uppermost part of the semiconductor substrate, and a plurality of fixing parts, each disposed along opposing edge portions of the pad to fix the pad and the semiconductor substrate to each other.Type: GrantFiled: December 16, 2008Date of Patent: April 24, 2012Assignee: Hynix Semiconductor, Inc.Inventor: Sung-Soo Chi
-
Patent number: 8164119Abstract: A semiconductor device comprises a semiconductor substrate including a first core region and a second core region between which a cell array region is interposed, a first conductive line and a second conductive line extending to the first core region across the cell array region, and a third conductive line and a fourth conductive line extending to the second core region across the cell array region, wherein a line width of the first through fourth conductive lines is smaller than a resolution limit in a lithography process.Type: GrantFiled: January 27, 2011Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyeoung-Won Seo, Byung-Hyug Roh, Seong-Goo Kim, Sang-Min Jeon
-
Semiconductor device, reticle used in fabricating method for the same and fabrication method thereof
Patent number: 8164185Abstract: A semiconductor device may include a substrate and a dielectric layer may be formed on the substrate. A multi-layered interconnection structure may be embedded in the dielectric layer. A plurality of bonding pads, which may be connected to an uppermost interconnection layer of the multi-layered interconnection structure, may be spaced apart in a first direction. A passivation layer may have a plurality of bonding pad openings that may be defined by a plurality of slits and respectively expose the bonding pads. The slits may overlap isolations of the bonding pads. Each of the slits may have an edge width that may be larger than a center width thereof.Type: GrantFiled: February 7, 2007Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Young-woo Cho, Sang-hoon Park -
Patent number: 8159076Abstract: A method of producing an electronic connection device, including: a) formation, in a plane of a support substrate, of at least one first contact element and, in a direction approximately perpendicular to the plane, of at least one second contact element having a first end in electrical contact with the first contact element or elements and a second end, the second contact element or elements including one or more metal tracks standing up along the direction perpendicular to the surface of the substrate; b) then positioning at least one electrical or electronic component in contact with the first contact element or elements; and c) encapsulation of the component(s) and of the first and second contact elements, at least the second end or ends of the second contact element or elements being flush with the surface of the encapsulating material.Type: GrantFiled: June 5, 2008Date of Patent: April 17, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Francois Baleras, Jean-Charles Souriau, David Henry
-
Patent number: 8156643Abstract: A method of electrically interconnecting a semiconductor chip to another electronic device including providing a carrier including contact pins and a chip attached to the carrier, the chip having a copper contact pad that faces away from the carrier, extending a copper electrical connector between the contact pins and the contact pad, and diffusion soldering the copper electrical connector to the active area with a solder material including tin to form a solder connection including a contiguous bronze coating disposed between and in direct contact with both the copper electrical connector and the contact pad.Type: GrantFiled: January 19, 2011Date of Patent: April 17, 2012Assignee: Infineon Technologies AGInventors: Manfred Schneegans, Markus Leicht, Stefan Woehlert, Edmund Riedl
-
Patent number: 8159032Abstract: The electronic device comprises an ESD device (20) for protection against electrostatic discharge and provided with suitable protection elements (22) in combination with an integrated circuit (10). The integrated circuit (10) is particularly a so-called bridging circuit or driver circuit for external devices such as SIM cards, memory sticks, USB busses or 12C busses. The ESD device (20) is provided with a chip scale package in that the bumps (40) can be placed on a printed circuit board directly. The integrated circuit (10) is stacked on the ESD device (20).Type: GrantFiled: July 6, 2005Date of Patent: April 17, 2012Assignee: NXP B.V.Inventors: Wolfgang Schnitt, Kai Neumann, Michael Joehren
-
Patent number: 8159077Abstract: A pad in a semiconductor device and fabricating method thereof are disclosed. The pad includes an uppermost metal layer first to Nth intermediate metal layers, wherein capacitors configured or formed by the uppermost metal layer and the first to Nth intermediate metal layers are serially connected. Accordingly, the pad reduces total parasitic capacitance components by connecting MIM type capacitors in series, and not necessarily overlapping with each other, thereby minimizing design errors attributed to the pad by reducing parasitic factors generated from the integrated circuit design. The pad may also minimize capacitance attributed to resonance at a specific frequency. Moreover, the pad avoids affecting an adjacent pad or circuit without additional processing, despite maintaining the above-mentioned effects, thereby reducing cost.Type: GrantFiled: November 21, 2008Date of Patent: April 17, 2012Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung Su Kim
-
Publication number: 20120086134Abstract: A method of forming patterns of a semiconductor device comprises forming a number of first insulating patterns that define sidewalls by patterning a first insulating layer formed over a semiconductor substrate, forming second insulating patterns, each second insulating pattern comprising a horizontal portion having two ends and being parallel to the semiconductor substrate and spaced protruding portions protruding from both ends of the horizontal portion parallel to the sidewalls of the first insulating patterns, forming third insulating patterns each filling a space between the protruding portions, removing the protruding portions to form trenches, and forming conductive patterns within the respective trenches.Type: ApplicationFiled: December 20, 2011Publication date: April 12, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Tae Kyung Kim
-
Patent number: 8148797Abstract: A chip pad structure of an integrated circuit (IC) and the method of forming are disclosed. The chip pad comprises a main pad portion and a ring pad portion. During a charging process involved in forming the chip pad structure, electrical connections from the gate electrodes of MOS transistors in the IC substrate generally are made only to the ring pad portion that has an antenna-to-gate area ratio substantially below a predetermined antenna design rule ratio, and thus is resistant or immune to antenna effect. The main pad portion and the ring pad portion are coupled together through metal bridges formed in an upper interconnect metal layer or in the top conductive pad layer. The chip pad may be used as probe pads on a parametric testline or bonding pads on an IC.Type: GrantFiled: June 26, 2008Date of Patent: April 3, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wu-Te Weng, Ji-Shyang Nieh
-
Patent number: 8148254Abstract: There is provided a method of manufacturing a semiconductor device. The method includes the successive steps of: (a) providing a semiconductor substrate; (b) forming a plurality of semiconductor chips having electrode pads on the semiconductor substrate; (c) forming internal connection terminals on the electrode pads; (d) forming an insulating layer on the plurality of semiconductor chips to cover the internal connection terminals; (e) forming a metal layer on the insulating layer; (f) pushing a whole area of the metal layer to bring the metal layer into contact with upper end portions of the internal connection terminals; (g) pushing portions of the metal layer which contact the upper end portions of the internal connection terminals, thereby forming first recesses in the internal connection terminals, and thereby forming second recesses in the metal layer; and (h) forming wiring patterns by etching the metal layer.Type: GrantFiled: March 30, 2010Date of Patent: April 3, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventor: Takuya Kazama
-
Patent number: 8148804Abstract: A wiring device for a semiconductor device, a composite wiring device for a semiconductor device and a resin-sealed semiconductor device are provided, each of which is capable of mounting thereon a semiconductor chip smaller than conventional chips and being manufactured at lower cost. The wiring device electrically connects an electrode provided on a semiconductor chip with an external wiring device, and has an insulating layer, a metal substrate and a copper wiring layer. The metal substrate is provided on one side of the insulating layer. The copper wiring layer is provided on another side of the insulating layer. The wiring device has a semiconductor chip support portion provided on the side of the copper wiring layer with respect to the insulating layer. The copper wiring layer includes a first terminal, a second terminal and a wiring portion. The first terminal is connected with the electrode provided on the semiconductor chip. The second terminal is connected with the external wiring device.Type: GrantFiled: January 13, 2009Date of Patent: April 3, 2012Assignee: Dai Nippon Printing Co., Ltd.Inventors: Susumu Baba, Masachika Masuda, Hiromichi Suzuki
-
Patent number: 8143713Abstract: Provided is a chip-on-board package. The chip-on-board package may include a board, a grounding pad on a first surface of the board, the grounding pad including a body portion and at least one line portion, and at least two conductive pads on the first surface, the at least two conductive pads being arranged adjacent to the body portion. The at least one line portion may extend between the at least two conductive pads and the at least one line portion may have a narrower width than the at least two conductive pads.Type: GrantFiled: April 8, 2010Date of Patent: March 27, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Seok Song, YoungHoon Ro
-
Patent number: 8138608Abstract: Methods, systems, and apparatuses for integrated circuit package substrates, integrated circuit packages, and processes for assembling the same, are provided. A substrate for a flip chip integrated circuit package includes a substrate body having opposing first and second surfaces. A solder mask layer covers at least a portion of the first surface of the substrate body. First and second electrically conductive features are formed on the substrate body. The first electrically conductive feature is a portion of a first electrical signal net, and the second electrically conductive feature is a portion of a second electrical signal net. The first and second electrically conductive features are configured to be selectively electrically coupled together by application of an electrically conductive material. The electrically conductive material may be a conductive epoxy, a jumper, a solder paste, a solder ball, or a solder bump that couples a flip chip die to the substrate.Type: GrantFiled: January 21, 2010Date of Patent: March 20, 2012Assignee: Broadcom CorporationInventor: Chonghua Zhong
-
Patent number: 8138617Abstract: Methods for forming an edge contact on a die and edge contact structures are described. The edge contacts on the die do not increase the height of the die. The edge contacts are positioned on the periphery of a die. The edge contacts are positioned in the saw streets. Each edge contact is connected to one bond pad of each die adjacent the saw street. The edge contact is divided into contacts for each adjacent die when the dies are separated. In an embodiment, a recess is formed in the saw street. In an embodiment, the recess is formed by scribing the saw street with a mechanical cutter. The recess is patterned and contact material is deposited to form the edge contacts.Type: GrantFiled: August 30, 2004Date of Patent: March 20, 2012Assignee: Round Rock Research, LLCInventors: Chia Yong Poo, Boon Suan Jeung, Low Siu Waf, Chan Min Yu, Neo Yong Loo, Eng Meow Koon, Ser Bok Leng, Chua Swee Kwang, So Chee Chung, Ho Kwok Seng
-
Patent number: RE43444Abstract: A semiconductor device comprising a semiconductor pellet mounted on a pellet mounting area of the main surface of a base substrate, in which first electrode pads arranged on the back of the base substrate are electrically connected to bonding pads arranged on the main surface of the semiconductor pellet. The base substrate is formed of a rigid substrate, and its first electrode pads are electrically connected to the second electrode pads arranged on its reverse side. The semiconductor pellet is mounted on the pellet mounting area of the main surface of the base substrate, with its main surface downward, and its bonding pads are connected electrically with the second electrode pads of the base substrate through bonding wires passing through slits formed in the base substrate.Type: GrantFiled: November 23, 2005Date of Patent: June 5, 2012Assignee: Renesas Electronics CorporationInventors: Atsushi Nakamura, Kunihiko Nishi