Field-effect Transistor (epo) Patents (Class 257/E21.051)
-
Patent number: 7820551Abstract: A line-form insulator is formed on a substrate and then the substrate is etched with the insulator used as a mask to form first trenches on both sides of the insulator. Side wall insulators are formed on the side walls of the first trenches, the substrate is etched with the insulator and side wall insulators used as a mask to form second trenches in the bottom of the first trenches. After, the substrate is oxidized with the insulator and side wall insulators used as an anti-oxidation mask to cause oxide regions formed on the adjacent side walls of the second trenches lying on both sides of the substrate to make contact with each other and the insulator and side wall insulators are removed. Then, a fin FET having a semiconductor region as a line-form fin is formed in the substrate.Type: GrantFiled: January 10, 2008Date of Patent: October 26, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Atsushi Yagishita, Akio Kaneko
-
Patent number: 7820534Abstract: A method of manufacturing a silicon carbide semiconductor device includes ion-implanting an impurity in a surface of a silicon carbide wafer, and forming a carbon protection film of a predetermined thickness over all surfaces of the silicon carbide wafer, which has been ion-implanted with the impurity, by a chemical vapor deposition method that deposits a film by pyrolyzing a hydrocarbon gas. The method also includes annealing the silicon carbide wafer after the forming the carbon protection film.Type: GrantFiled: July 1, 2008Date of Patent: October 26, 2010Assignee: Mitsubishi Electric CorporationInventors: Takao Sawada, Tomokatsu Watanabe
-
Patent number: 7811875Abstract: Disclosed is a complementary CMOS device having a first FET with sidewall channels and a second FET with a planar channel. The first FET can be a p-FET and the second FET can be an n-FET or vice versa. The conductor used to form the gate electrodes of the different type FETs is different and is pre-selected to optimize performance. For example, a p-FET gate electrode material can have a work function near the valence band and an n-FET gate electrode material can have a work function near the conduction band. The first gate electrodes of the first FET are located adjacent to the sidewall channels and the second gate electrode of the second FET is located above the planar channel. However, the device structure is unique in that the second gate electrode extends laterally above the first FET and is electrically coupled to the first gate electrodes.Type: GrantFiled: July 18, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7807576Abstract: A semiconductor structure which includes a trench gate FET is formed as follows. A plurality of trenches is formed in a semiconductor region using a mask. The mask includes (i) a first insulating layer over a surface of the semiconductor region, (ii) a first oxidation barrier layer over the first insulating layer, and (iii) a second insulating layer over the first oxidation barrier layer. A thick bottom dielectric (TBD) is formed along the bottom of each trench. The first oxidation barrier layer prevents formation of a dielectric layer along the surface of the semiconductor region during formation of the TBD.Type: GrantFiled: June 20, 2008Date of Patent: October 5, 2010Assignee: Fairchild Semiconductor CorporationInventor: James Pan
-
Patent number: 7807515Abstract: Disclosed is an oxide semiconductor having an amorphous structure, wherein higher mobility and reduced carrier concentration are achieved. Also disclosed are a thin film transistor, a method for producing the oxide semiconductor, and a method for producing the thin film transistor. Specifically disclosed is an oxide semiconductor which is characterized by being composed of an amorphous oxide represented by the following a general formula: Inx+1MZny+1SnzO(4+1.5x+y+2z) (wherein M is Ga or Al, 0?x?1, ?0.2?y?1.2, z?0.4 and 0.5?(x+y)/z?3). This oxide semiconductor is preferably subjected to a heat treatment in an oxidizing gas atmosphere after film formation. Also specifically disclosed is a thin film transistor which is characterized by comprising the oxide semiconductor.Type: GrantFiled: May 25, 2007Date of Patent: October 5, 2010Assignee: Fuji Electric Holding Co., Ltd.Inventors: Hisato Kato, Haruo Kawakami, Nobuyuki Sekine, Kyoko Kato
-
Patent number: 7795070Abstract: Provided is a method for manufacturing a semiconductor device. The method for manufacturing the semiconductor device, without limitation, includes forming a first semiconductor layer over a substrate, and forming a second semiconductor layer over the first semiconductor layer, wherein an amorphous nitrided silicon adhesion layer is located between and adheres the first and second semiconductor layers.Type: GrantFiled: March 30, 2007Date of Patent: September 14, 2010Assignee: Texas Instruments IncorporatedInventors: Maria Wang, Erika Leigh Shoemaker, Mary Roby, Stuart Jacobsen
-
Patent number: 7795685Abstract: A method of manufacturing a thin film transistor substrate includes forming a transistor thin layer pattern, forming a protecting layer, forming a photoresist film, forming a pixel electrode and a conductive layer that are separated from each other, stripping a photoresist pattern to remove the conductive layer using a stripping composition and dissolving the conductive layer. The method of manufacturing a thin film transistor substrate is capable of improving an efficiency of manufacturing process of the thin film transistor substrate. In addition, the stripping composition is recycled.Type: GrantFiled: October 19, 2007Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sik Park, Shi-Yul Kim, Jong-Hyun Choung, Won-Suk Shin
-
Patent number: 7790563Abstract: A semiconductor device of the present invention is manufactured by the following steps: forming a single-crystal semiconductor layer over a substrate having an insulating surface; irradiating a region of the single-crystal semiconductor layer with laser light; forming a circuit of a pixel portion using a region of the single-crystal semiconductor layer which is not irradiated with the laser light; and forming a driver circuit for driving the circuit of the pixel portion using the region of the single-crystal semiconductor layer which is irradiated with the laser light. Thus, a semiconductor device using a single-crystal semiconductor layer which is suitable for a peripheral driver circuit region and a single-crystal semiconductor layer which is suitable for a pixel region can be provided.Type: GrantFiled: July 8, 2008Date of Patent: September 7, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Tetsuya Kakehata
-
Patent number: 7754555Abstract: By forming a stressed semiconductor material in a gate electrode, a biaxial tensile strain may be induced in the channel region, thereby significantly increasing the charge carrier mobility. This concept may be advantageously combined with additional strain-inducing sources, such as embedded strained semiconductor materials in the drain and source regions, thereby providing the potential for enhancing transistor performance without contributing to process complexity.Type: GrantFiled: February 14, 2007Date of Patent: July 13, 2010Assignee: GLOBALFOUNDRIES Inc.Inventors: Andreas Gehring, Ralf Van Bentum, Markus Lenski
-
Patent number: 7727874Abstract: Non-polar or semi-polar (Al, Ga, In)N substrates are fabricated by re-growth of (Al, Ga, In)N crystal on (Al, Ga, In)N seed crystals, wherein the size of the seed crystal expands or is increased in the lateral and vertical directions, resulting in larger sizes of non-polar and semi-polar substrates useful for optoelectronic and microelectronic devices. One or more non-polar or semi-polar substrates may be sliced from the re-grown crystal. The lateral growth rate may be greater than the vertical growth rate. The seed crystal may be a non-polar seed crystal. The seed crystal may have crystalline edges of equivalent crystallographic orientation.Type: GrantFiled: September 12, 2008Date of Patent: June 1, 2010Assignee: Kyma Technologies, Inc.Inventors: Andrew David Hanser, Edward Alfred Preble, Lianghong Liu, Terry Lee Clites, Keith Richard Evans
-
Patent number: 7727846Abstract: It is an object of the present invention is to provide a method of manufacturing an SOI substrate provided with a single-crystal semiconductor layer which can be practically used even when a substrate having a low heat-resistant temperature, such as a glass substrate or the like, is used, and further, to manufacture a semiconductor device with high reliability by using such an SOI substrate. A semiconductor layer which is separated from a semiconductor substrate and bonded to a supporting substrate having an insulating surface is irradiated with electromagnetic waves, and the surface of the semiconductor layer is subjected to polishing treatment. At least part of a region of the semiconductor layer is melted by irradiation with electromagnetic waves, and a crystal defect in the semiconductor layer can be reduced. Further, the surface of the semiconductor layer can be polished and planarized by polishing treatment.Type: GrantFiled: June 16, 2008Date of Patent: June 1, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventors: Hideto Ohnuma, Ryota Imahayashi, Yoichi Iikubo, Kenichiro Makino, Sho Nagamatsu
-
Patent number: 7723185Abstract: A flash memory device where the floating gate of the flash memory is defined by a recessed access device. The use of a recessed access device results in a longer channel length with less loss of device density. The floating gate can also be elevated above the substrate a selected amount so as to achieve a desirable coupling between the substrate, the floating gate and the control gate incorporating the flash cell.Type: GrantFiled: March 10, 2008Date of Patent: May 25, 2010Assignee: Micron Technology, Inc.Inventor: Todd Abbott
-
Patent number: 7718549Abstract: A method of making a transistor having first and second electrodes, a semiconductive layer, and a dielectric layer; said semiconductive layer comprising a semiconductive polymer and said dielectric layer comprising an insulating polymer; characterised in that said method comprises the steps of: (i) depositing on the first electrode a layer of a solution containing material for forming the semiconductive layer and material for forming the dielectric layer; and (ii) optionally curing the layer deposited in step (i); wherein, in step (i), the solvent drying time, the temperature of the first electrode and the weight ratio, of (material for forming the dielectric layer): (material for forming the semiconductive layer) in the solution are selected so that the material for forming the semiconductive layer and the material for forming the dielectric layer phase separate by self-organisation to form an interface between the material for forming the semiconductive layer and the material for forming the dielectric lType: GrantFiled: August 11, 2004Date of Patent: May 18, 2010Assignee: Cambridge University Technical Services LimitedInventors: Lay-lay Chua, Peter Kian-Hoon Ho, Henning Sirringhaus, Richard Henry Friend
-
Publication number: 20100108987Abstract: A CNT channel layer of a transistor is cut along a direction perpendicular to the channel to form a plurality of CNT patches, which are used to connect between a source and a drain. The arrangement of the CNT channel layer formed of a plurality of CNT patches can increase the probability that part of CNT patches becomes a semiconductive CNT patch. Since part of a plurality of CNT patches forming the channel layer is formed of a semiconductive CNT patch, a transistor having a good on/off ratio can be provided.Type: ApplicationFiled: April 9, 2008Publication date: May 6, 2010Applicant: NEC CORPORATIONInventor: Masahiko Ishida
-
Publication number: 20100102324Abstract: Disclosed is a switching element provided with a gate dielectric film and an active layer disposed in contact with the gate dielectric film. The active layer includes carbon nanotubes, and the gate dielectric film includes non-conjugated polymer containing an aromatic ring in a side chain.Type: ApplicationFiled: February 7, 2008Publication date: April 29, 2010Inventors: Satoru Toguchi, Masahiko Ishida, Hiroyuki Endoh
-
Publication number: 20100090293Abstract: Our invention discloses a self-aligned-gate structure for nano FET and its fabrication method. One dimension semiconductor material is used as conductive channel, whose two terminals are source and drain electrodes. Gate dielectric grown by ALD covers the area between source electrode and drain electrode, opposite sidewalls of source electrode and drain electrode, and part of upper source electrode and drain electrode. Gate electrode is deposited on gate dielectric by evaporation or sputtering. Total thickness of gate dielectric and electrode must less than source electrode or drain electrode. Gate electrode between source electrode and drain electrode is electrically separated from source and drain electrode by gate dielectric. The fabrication process of this self-aligned structure is simple, stable, and has high degree of freedom.Type: ApplicationFiled: October 1, 2009Publication date: April 15, 2010Applicant: PEKING UNIVERSITYInventors: Zhiyong ZHANG, Lianmao PENG, Sheng WANG, Xuelei LIANG, Qing CHEN
-
Patent number: 7682915Abstract: The embodiments of the invention provide a method, etc. for a pre-epitaxial disposable spacer integration scheme with very low temperature selective epitaxy for enhanced device performance. More specifically, one method begins by forming a first gate and a second gate on a substrate. Next, an oxide layer is formed on the first and second gates; and, a nitride layer is formed on the oxide layer. Portions of the nitride layer proximate the first gate, portions of the oxide layer proximate the first gate, and portions of the substrate proximate the first gate are removed so as to form source and drain recesses proximate the first gate. Following this, the method removes remaining portions of the nitride layer, including exposing remaining portions of the oxide layer. The removal of the remaining portions of the nitride layer only exposes the remaining portions of the oxide layer and the source and drain recesses.Type: GrantFiled: April 10, 2008Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Huajie Chen, Judson R. Holt, Kern Rim, Dominic J. Schepis
-
Patent number: 7674694Abstract: A process for realizing TFT devices on a substrate comprises the steps of: forming on the substrate, in cascade, an amorphous silicon layer and a heavily doped amorphous silicon layer, forming a photolithographic mask on the heavily doped amorphous silicon layer provided with an opening, removing the heavily doped amorphous silicon layer through the opening for realizing opposite portions of the heavily doped amorphous silicon layer whose cross dimensions decrease as long as they depart from the amorphous silicon layer, removing the photolithographic mask, carrying out a diffusion and activation step of the dopant contained in the portions of the heavily doped amorphous silicon layer inside the amorphous silicon layer, for realizing source/drain regions of said TFT device.Type: GrantFiled: February 14, 2008Date of Patent: March 9, 2010Assignee: STMicroelectronics S.r.l.Inventors: Salvatore Leonardi, Salvatore Coffa, Claudia Caligiore, Guglielmo Fortunato, Luigi Mariucci, Massimo Cuscuna
-
Publication number: 20100051897Abstract: A graphene-based device is formed with a substrate having a trench therein, a device structure on the substrate and within the trench, a graphene layer over the device structure, and a protective layer over the graphene layer. Fabrication techniques include forming a trench in a substrate, forming a device structure within the trench, forming a graphene layer over the device structure, and forming a protective layer over the graphene layer.Type: ApplicationFiled: August 29, 2008Publication date: March 4, 2010Applicant: Advanced Micro Devices, Inc.Inventors: An Chen, Zoran Krivokapic
-
Patent number: 7670892Abstract: A transistor is fabricated upon a semiconductor substrate, where the yield strength or elasticity of the substrate is enhanced or otherwise adapted. A strain inducing layer is formed over the transistor to apply a strain thereto to alter transistor operating characteristics, and more particularly to enhance the mobility of carriers within the transistor. Enhancing carrier mobility allows transistor dimensions to be reduced while also allowing the transistor to operate as desired. However, high strain and temperature associated with fabricating the transistor result in deleterious plastic deformation. The yield strength of the silicon substrate is therefore adapted by incorporating nitrogen into the substrate, and more particularly into source/drain extension regions and/or source/drain regions of the transistor. The nitrogen can be readily incorporated during transistor fabrication by adding it as part of source/drain extension region formation and/or source/drain region formation.Type: GrantFiled: November 7, 2005Date of Patent: March 2, 2010Assignee: Texas Instruments IncorporatedInventors: Srinivasan Chakravarthi, Pr Chidambaram, Rajesh Khamankar, Haowen Bu, Douglas T. Grider
-
Patent number: 7648883Abstract: Integrated circuit field effect transistors are manufactured by forming a pre-active pattern on a surface of a substrate, while refraining from doping the pre-active pattern with phosphorus. The pre-active pattern includes a series of interchannel layers and channel layers stacked alternately upon each other. Source/drain regions are formed on the substrate, at opposite ends of the pre-active pattern. The interchannel layers are then selectively removed, to form tunnels passing through the pre-active pattern, thereby defining an active channel pattern including the tunnels and channels including the channel layers. The channels are doped with phosphorus after selectively removing the interchannel layers. A gate electrode is then formed in the tunnels and surrounding the channels.Type: GrantFiled: October 31, 2007Date of Patent: January 19, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jin-Jun Park
-
Patent number: 7638382Abstract: A method of manufacturing a storage apparatus includes preparing a first substrate on which a plurality of row lines are arranged in parallel, preparing a second substrate on which a plurality of column lines are arranged in parallel, dispensing as a droplet a solution, in which particles are dispersed in a solvent, from a solution supply port to which an electric field is applied, toward a surface of the first substrate or a surface of the second substrate, and arranging the surfaces of the first and second substrates to face each other with a gap such that the column lines cross the row lines, thereby making the particles at crossing portions to be movable between the row lines and the column lines facing each other and between the crossing portions adjacent to each other.Type: GrantFiled: August 10, 2006Date of Patent: December 29, 2009Assignee: Kabushiki Kaisha ToshibaInventors: Kenichi Murooka, Toshiro Hiraoka
-
Patent number: 7632726Abstract: A method for fabricating a nitride-based FET device that provides reduced electron trapping and gate current leakage. The fabrication method provides a device that includes a relatively thick passivation layer to reduce traps caused by device processing and a thin passivation layer below the gate terminal to reduce gate current leakage. Semiconductor device layers are deposited on a substrate. A plurality of passivation layers are deposited on the semiconductor device layers, where at least two of the layers are made of a different dielectric material to provide an etch stop. One or more of the passivation layers can be removed using the interfaces between the layers as an etch stop so that the distance between the gate terminal and the semiconductor device layers can be tightly controlled, where the distance can be made very thin to increase device performance and reduce gate current leakage.Type: GrantFiled: December 7, 2007Date of Patent: December 15, 2009Assignee: Northrop Grumman Space & Mission Systems Corp.Inventors: Benjamin Heying, Ioulia Smorchkova, Vincent Gambin, Robert Coffie
-
Patent number: 7629184Abstract: A method of manufacturing semiconductor wafers is provided that comprises processing a semiconductor wafer to form at least one temperature-sensing RF device on the wafer and further processing the wafer to form a plurality of semiconductor products on the wafer while sensing temperature on the wafer with the formed RF device and wirelessly transmitting data from the RF device. Semiconductor wafers made according to the method are provided having at least one active RFID temperature-sensing device and semiconductor device products formed thereon. The RFID devices are located on portions of the wafer that are disposable when the semiconductor device products are cut from the wafers. A semiconductor wafer processing apparatus is provided having an RF antenna and transmitter and receiver circuits that communicate with RF devices on a wafer during processing.Type: GrantFiled: March 20, 2007Date of Patent: December 8, 2009Assignee: Tokyo Electron LimitedInventor: John M. Kulp
-
Patent number: 7629247Abstract: A method of forming a three-dimensional, non-volatile memory array utilizing damascene fabrication techniques is disclosed. A bottom set of conductors is formed and a set of first pillar shaped elements of heavily doped semiconductor material as formed thereon. A mold is formed of insulating material having pillar shaped openings self-aligned with the first pillar shaped elements and a second semiconductor is deposited over the mold to form second pillar shaped elements aligned with the first pillar shaped elements. The pillar elements formed may be further processed by forming another mold of insulating material having trench openings aligned with the pillar shaped elements and then filling the trenches with conductive material to form conductors coupled to the pillar shaped elements.Type: GrantFiled: April 12, 2007Date of Patent: December 8, 2009Assignee: Sandisk 3D LLCInventors: Kang-Jay Hsia, Calvin Li, Christopher Petti
-
Patent number: 7618853Abstract: A field effect transistor (FET) device includes a gate conductor and gate dielectric formed over an active device area of a semiconductor substrate. A drain region is formed in the active device area of the semiconductor substrate, on one side of the gate conductor, and a source region is formed in the active device area of the semiconductor substrate, on an opposite side of the gate conductor. A dielectric halo or plug is formed in the active area of said semiconductor substrate, the dielectric halo or plug disposed in contact between the drain region and a body region, and in contact between the source region and the body region.Type: GrantFiled: October 1, 2007Date of Patent: November 17, 2009Assignee: International Business Machines CorporationInventors: Michael P. Belyansky, Dureseti Chidambarrao, Oleg Gluschenkov
-
Patent number: 7611943Abstract: A process (200) for making integrated circuits with a gate, uses a doped precursor (124, 126N and/or 126P) on barrier material (118) on gate dielectric (116). The process (200) involves totally consuming (271) the doped precursor (124, 126N and/or 126P) thereby driving dopants (126N and/or 126P) from the doped precursor (124) into the barrier material (118). An integrated circuit has a gate dielectric (116), a doped metallic barrier material (118, 126N and/or 126P) on the gate dielectric (116), and metal silicide (180) on the metallic barrier material (118). Other integrated circuits, transistors, systems and processes of manufacture are disclosed.Type: GrantFiled: October 12, 2005Date of Patent: November 3, 2009Assignee: Texas Instruments IncorporatedInventor: Kaiping Liu
-
Publication number: 20090261347Abstract: In a conventional diamond semiconductor element, because of high density of crystal defects, it is impossible to reflect the natural physical properties peculiar to a diamond, such as high thermal conductivity, high breakdown field strength, high-frequency characteristics and the like, in the transistor characteristics. By slightly shifting surface orientation of a diamond substrate in a [001] direction, a significant reduction in crystal defects peculiar to a diamond is possible. The equivalent effects are also provided by shifting surface orientation of a single-crystal diamond thin-film or channel slightly from a [001] direction. It is possible to obtain a significantly high transconductance gm as compared with that in a transistor produced using conventional surface orientation.Type: ApplicationFiled: June 20, 2006Publication date: October 22, 2009Applicant: Nippon Telegraph and Telephone CorporationInventors: Makoto Kasu, Toshiki Makimoto, Kenji Ueda, Yoshiharu Yamauchi
-
Patent number: 7573123Abstract: Provided are a semiconductor device, and a method of forming the same. In one embodiment, the semiconductor device includes a semiconductor layer, first and second semiconductor fins, an insulating layer, and an inter-fin connection member. The first and second semiconductor fins are placed on the semiconductor layer, and have different crystal directions. The first semiconductor fin is connected to the semiconductor layer, and has the equivalent crystal direction as that of the semiconductor layer. The insulating layer is interposed between the second semiconductor fin and the semiconductor layer, and has an opening in which the first semiconductor fin is inserted. The inter-fin connection member connects the first semiconductor fin and the second semiconductor fin together on the insulating layer.Type: GrantFiled: July 9, 2007Date of Patent: August 11, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Soo Park, Kyoo-Chul Cho, Hee-Sung Kim, Tae-Soo Kang, Sam-Jong Choi
-
Patent number: 7566596Abstract: A method of manufacturing a thin film transistor substrate includes forming a transistor thin layer pattern, forming a protecting layer, forming a photoresist film, forming a pixel electrode and a conductive layer that are separated from each other, stripping a photoresist pattern to remove the conductive layer using a stripping composition and dissolving the conductive layer. The method of manufacturing a thin film transistor substrate is capable of improving an efficiency of manufacturing process of the thin film transistor substrate. In addition, the stripping composition is recycled.Type: GrantFiled: October 19, 2007Date of Patent: July 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sik Park, Shi-Yul Kim, Jong-Hyun Choung, Won-Suk Shin
-
Patent number: 7553735Abstract: A plurality of select gates are formed over a substrate. In one embodiment, the select gates are formed vertically on the sidewalls of trenches. The substrate includes a plurality of diffusion regions that are each formed between a pair of planar select gates. In a vertical embodiment, the diffusion regions are formed at the bottom of the trenches and the tops of the mesas formed by the trenches. An enriched region is formed in the substrate adjacent to and substantially surrounding each diffusion region in the substrate. Each enriched region has a matching conductivity type with the substrate. A gate insulator stack is formed over the substrate and each of the plurality of select gates. A word line is formed over the gate insulator stack.Type: GrantFiled: June 25, 2007Date of Patent: June 30, 2009Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7553710Abstract: The present invention provides a photoresist stripper including about 5 wt % to about 20 wt % alcohol amine, about 40 wt % to about 70 wt % glycol ether, about 20 wt % to about 40 wt % N-methyl pyrrolidone, and about 0.2 wt % to about 6 wt % chelating agent.Type: GrantFiled: October 17, 2007Date of Patent: June 30, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Sick Park, Jong-Hyun Jeong, Suk-Il Yoon, Seong-Bae Kim, Wy-Yong Kim, Soon-Beom Huh, Byung-Uk Kim
-
Patent number: 7544603Abstract: A method of fabricating a silicon nitride layer is described. First, a substrate is provided. Then, a silicon nitride layer is formed on the substrate. The silicon nitride layer is UV-cured in an atmosphere lower than the standard atmospheric pressure. Through the UV curing treatment, the tensile stress of the silicon nitride layer is increased.Type: GrantFiled: September 22, 2005Date of Patent: June 9, 2009Assignee: United Microelectronics Corp.Inventors: Neng-Kuo Chen, Teng-Chun Tsai, Hsiu-Lien Liao
-
Patent number: 7544981Abstract: There is provided an active matrix type semiconductor display device which realizes low power consumption and high reliability. In the active matrix type semiconductor display device of the present invention, a counter electrode is divided into two, different potentials are applied to the two counter electrodes, respectively and inversion driving is carried out each other. Since a potential of an image signal can be made low by doing so, it is possible to lower a voltage necessary for operation of a driver circuit. As a result, it is possible to realize improvement of reliability of an element such as a TFT and reduction of consumed electric power. Moreover, since it is possible to lower a voltage of a timing pulse supplied by the driver circuit, a booster circuit can be omitted, and reduction of an area of the driver circuit can be realized.Type: GrantFiled: March 9, 2007Date of Patent: June 9, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Yukio Tanaka, Shou Nagao
-
Patent number: 7531398Abstract: A semiconductor device is fabricated having a metal stress inducing layer that facilitates channel mobility. A gate dielectric layer is formed over a semiconductor substrate. The metal stress inducing layer is formed over the gate dielectric layer. The metal stress inducing layer has a selected conductivity type and is formed and composed to yield a select stress amount and type. A gate layer, such as a polysilicon layer, is formed over the metal stress inducing layer. The gate layer and the metal stress inducing layer are patterned to define gate structures.Type: GrantFiled: October 19, 2006Date of Patent: May 12, 2009Assignee: Texas Instruments IncorporatedInventors: Zhibo Zhang, Cloves Rinn Cleavelin, Michael Francis Pas, Stephanie Watts Butler, Mike Watson Goodwin, Satyavolu Srinivas Papa Rao
-
Patent number: 7524774Abstract: An object of the present invention is to prevent an increase in film thickness and inhibit a reduction in capacity of a capacitor. In a semiconductor device having a capacitor, the capacitor includes a lower electrode, an upper electrode, and an insulating film interposed between the lower electrode and the upper electrode. A surface of the lower electrode on an insulating layer side is nitrided. If the lower electrode is made of polysilicon, nitriding the surface thereof increases oxidation resistance at the time of heat treatment in a post process. Particularly in a DRAM, the capacity of the capacitor is large, and therefore, this effect is significant. Further, leakage current inside the capacitor is also reduced.Type: GrantFiled: March 27, 2006Date of Patent: April 28, 2009Assignee: Tokyo Electron LimitedInventors: Masaru Sasaki, Yoshiro Kabe
-
Patent number: 7514762Abstract: An active matrix pixel device including a plurality of polycrystalline silicon islands supported by a substrate, one of the polycrystalline silicon islands providing a channel and doped source/drain regions of a thin film transistor, a PIN diode which includes a p-type doped region, and an n-type doped region separated by an amorphous silicon intrinsic region. The amorphous silicon intrinsic region overlies and contacts at least a part of one of the polycrystalline silicon islands which provides one of the p-type or n-type doped regions of the PIN diode. The doped source/drain regions and said one of the p-type or n-type doped regions of the PIN diode are provided by the same polycrystalline silicon island and a vertical n-i-p stack is used by using a doped region of a polysilicon thin film transistor (TFT) for the n-type doped region.Type: GrantFiled: December 13, 2004Date of Patent: April 7, 2009Assignee: Koninklijke Philips Electronics N.V.Inventor: Steven C. Deane
-
Patent number: 7514302Abstract: OFF current of a TFT is reduced. There is provided a semiconductor device comprising: a substrate; a shielding film formed so as to be in contact with the substrate; a planarization insulating film formed on the substrate so as to cover the shielding film; and a semiconductor layer formed so as to be in contact with the planarization insulating film. The semiconductor device is characterized in that the shielding film overlaps the semiconductor layer with the planarization insulating film sandwiched therebetween, and that the planarization insulating film is polished by CMP before the semiconductor layer is formed.Type: GrantFiled: December 22, 2006Date of Patent: April 7, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Jun Koyama
-
Patent number: 7498214Abstract: A semiconductor device may include first and second silicon layers formed over a semiconductor substrate. An insulating layer may be formed between first and second silicon layers. A gate insulating layer, a gate electrode, and a spacer may be formed over a second silicon layer. A source/drain impurity area may be formed over a second silicon layer on both sides of a gate electrode.Type: GrantFiled: October 11, 2006Date of Patent: March 3, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Myung Jin Jung
-
Publication number: 20090032804Abstract: A method is provided for forming a self-aligned carbon nanotube (CNT) field effect transistor (FET). According to one feature, a self-aligned source-gate-drain (S-G-D) structure is formed that allows for the shrinking of the gate length to arbitrarily small values, thereby enabling ultra-high performance CNT FETs. In accordance with another feature, an improved design of the gate to possess a “T”-shape, referred to as the “T-Gate,” thereby enabling a reduction in gate resistance and further providing an increased power gain. The self-aligned T-gate CNT FET is formed using simple fabrication steps to ensure a low cost, high yield process.Type: ApplicationFiled: July 29, 2008Publication date: February 5, 2009Inventor: Amol M. Kalburge
-
Patent number: 7482197Abstract: In one embodiment, the present invention is a method and apparatus for chip cooling. One embodiment of an inventive method for bonding a liquid metal to an interface surface (e.g., a surface of an integrated circuit chip or an opposing surface of a heat sink) includes applying an adhesive to the interface surface. A metal film is then bonded to the adhesive, thereby easily adapting the interface surface for bonding to the liquid metal.Type: GrantFiled: September 6, 2005Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventors: Bruce K. Furman, Yves C. Martin, Theodore G. Van Kessel
-
Patent number: 7470580Abstract: To form a wiring electrode having excellent contact function, in covering a contact hole formed in an insulating film, a film of a wiring material comprising aluminum or including aluminum as a major component is firstly formed and on top of the film, a film having an element belonging to 12 through 15 groups as a major component is formed and by carrying out a heating treatment at 400° C. for 0.5 through 2 hr in an atmosphere including hydrogen, the wiring material is provided with fluidity and firm contact is realized.Type: GrantFiled: January 11, 2007Date of Patent: December 30, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideomi Suzawa, Kunihiko Fukuchi
-
Patent number: 7470618Abstract: A gate insulating film (13) and a gate electrode (14) of non-single crystalline silicon for forming an nMOS transistor are provided on a silicon substrate (10). Using the gate electrode (14) as a mask, n-type dopants having a relatively large mass number (70 or more) such as As ions or Sb ions are implanted, to form a source/drain region of the nMOS transistor, whereby the gate electrode (14) is amorphized. Subsequently, a silicon oxide film (40) is provided to cover the gate electrode (14), at a temperature which is less than the one at which recrystallization of the gate electrode (14) occurs. Thereafter, thermal processing is performed at a temperature of about 1000° C., whereby high compressive residual stress is exerted on the gate electrode (14), and high tensile stress is applied to a channel region under the gate electrode (14). As a result, carrier mobility of the nMOS transistor is enhanced.Type: GrantFiled: February 5, 2007Date of Patent: December 30, 2008Assignee: Renesas Technology Corp.Inventors: Hirokazu Sayama, Kazunobu Ohta, Hidekazu Oda, Kouhei Sugihara
-
Patent number: 7470602Abstract: A workpiece object is prepared which has a thin film on the surface and made of amorphous material. A pulse laser beam is applied to the thin film, the pulse laser beam having an elongated beam cross section along one direction on the surface of the thin film. With this pulse laser beam, the thin film is melted and thereafter the thin film is solidified to form crystal grains framing chains along a long axis direction of a beam incidence region in first stripe regions. The first stripe regions extend along the long axis direction in regions of the beam incidence region between its center line and borders of the beam incidence region extending along the long axis direction, and are spaced apart from the borders and the center line by a predetermined distance.Type: GrantFiled: April 4, 2005Date of Patent: December 30, 2008Assignee: Sumitomo Heavy Industries, LTD.Inventors: Toshio Kudo, Kouji Seike, Kazunori Yamazaki
-
Patent number: 7456066Abstract: MOSFET gate structures comprising multiple width offset spacers are provided. A first and a second gate structure are formed on a semiconductor substrate. A pair of first offset spacers are formed adjacent either side of the first gate structure. Each of the first offset spacers comprises a first silicon oxide layer with a first dielectric layer overlying. A pair of second offset spacers are formed adjacent either side of the second gate structure. Each of the second offset spacers comprises a second silicon oxide layer with a second dielectric layer overlying. Ion implanted doped regions are formed in the semiconductor substrate adjacent the first and second offset spacers respectively to form a first and second MOSFET device. A maximum width of each of the first offset spacers is different from that of the second offset spacers. The first silicon oxide layer is thinner than the second silicon oxide layer.Type: GrantFiled: November 3, 2006Date of Patent: November 25, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Shien-Yang Wu
-
Patent number: 7449735Abstract: Disclosed is a complementary CMOS device having a first FET with sidewall channels and a second FET with a planar channel. The first FET can be a p-FET and the second FET can be an n-FET or vice versa. The conductor used to form the gate electrodes of the different type FETs is different and is pre-selected to optimize performance. For example, a p-FET gate electrode material can have a work function near the valence band and an n-FET gate electrode material can have a work function near the conduction band. The first gate electrodes of the first FET are located adjacent to the sidewall channels and the second gate electrode of the second FET is located above the planar channel. However, the device structure is unique in that the second gate electrode extends laterally above the first FET and is electrically coupled to the first gate electrodes.Type: GrantFiled: October 10, 2006Date of Patent: November 11, 2008Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7449734Abstract: A junction semiconductor device having a drain region including a low-resistance layer of a first conductive type formed on one surface of a semiconductor crystal, a source region including a low-resistance layer of a first conductive type formed on the other surface of the semiconductor crystal, a gate region of a second conductive type formed on the periphery of the source region, a high-resistance layer of a first conductive type between the source region and the drain region, and a recombination-inhibiting semiconductor layer of a second conductive type provided in the vicinity of the surface of the semiconductor crystal between the gate region and the source region.Type: GrantFiled: March 23, 2006Date of Patent: November 11, 2008Assignee: Honda Motor Co., Ltd.Inventors: Ken-ichi Nonaka, Hideki Hashimoto, Seiichi Yokoyama, Kensuke Iwanaga, Yoshimitsu Saito
-
Patent number: 7449712Abstract: A CMOS image sensor includes a substrate including silicon, a silicon germanium (SiGe) epitaxial layer formed over the substrate, the SiGe epitaxial layer formed through epitaxial growth and doped with a predetermined concentration level of impurities, an undoped silicon epitaxial layer formed over the SiGe epitaxial layer by epitaxial growth, and a photodiode region formed from a top surface of the undoped silicon epitaxial layer to a predetermined depth in the SiGe epitaxial layer.Type: GrantFiled: June 26, 2006Date of Patent: November 11, 2008Assignee: MagnaChip Semiconductor, Ltd.Inventor: Han-Seob Cha
-
Patent number: 7442954Abstract: The invention relates to an organic electronic component such as an organic field effect transistor and a method for producing said component, the semiconducting layer of the component being patterned, although the component can be produced by an inexpensive printing method. In order to achieve this, the lower functional layer is prepared by a treatment such that it has partial regions on which wetting takes place in the subsequent process step, and partial regions on which wetting is not effected.Type: GrantFiled: November 13, 2003Date of Patent: October 28, 2008Assignee: PolyIC GmbH & Co. KGInventors: Wolfgang Clemens, Walter Fix, Andreas Ullmann
-
Patent number: 7442625Abstract: An apparatus for annealing a substrate includes a substrate stage having a substrate mounting portion configured to mount the substrate; a heat source having a plurality of heaters disposed under the substrate mounting portion, the heaters individually preheating a plurality areas defined laterally in the substrate through a bottom surface of the substrate; and a light source facing a top surface of the substrate, configured to irradiate a pulsed light at a pulse width of about 0.1 ms to about 100 ms on the entire top surface of the substrate.Type: GrantFiled: June 23, 2006Date of Patent: October 28, 2008Assignee: Kabushiki Kaisha ToshibaInventor: Takayuki Ito