Log In
Sign Up
Find a Lawyer
Ask a Lawyer
Research the Law
Law Schools
Laws & Regs
Newsletters
Marketing Solutions
Justia Connect
Pro Membership
Practice Membership
Public Membership
Justia Lawyer Directory
Platinum Placements
Gold Placements
Justia Elevate
SEO
Websites
Blogs
Justia Amplify
PPC Management
Google Business Profile
Social Media
Justia Onward Blog
Justia
Patents
Active Solid-state Devices (e.g., Transistors, Solid-state Diodes) Patents
Processes Or Apparatus Adapted For Manufacture Or Treatment Of Semiconductor Or Solid-state Devices Or Of Parts Thereof (epo) Patents
Manufacture Or Treatment Of Semiconductor Device (epo) Patents
Device Having At Least One Potential-jump Barrier Or Surface Barrier, E.g., Pn Junction, Depletion Layer, Carrier Concentration Layer (epo) Patents
Device Having Semiconductor Body Comprising Cuprous Oxide (cu 2 O) Or Cuprous Iodide (cui) (epo) Patents
Preparation Of Substrate, Preliminary Treatment Oxidation Of Substrate, Reduction Treatment (epo) Patents
Application Of Specified Conductive Layer (epo) Patents (Class 257/E21.083)
Application Of Specified Conductive Layer (epo) Patents (Class 257/E21.083)
Thermal interface material for combined reflow
Patent number:
7629203
Abstract:
A combined thermal interface material and second layer interconnect reflow material and method are disclosed.
Type:
Grant
Filed:
March 31, 2008
Date of Patent:
December 8, 2009
Assignee:
Intel Corporation
Inventors:
Daewoong Suh, Sabina Houle, Edward A Zarbock