Characterized By Materials Of Lead Frames Or Layers Thereon (epo) Patents (Class 257/E23.053)
-
Patent number: 10373909Abstract: Semiconductor structures including copper interconnect structures and methods include selective surface modification of copper by providing a CuxTiyNz alloy in the surface. The methods generally include forming a titanium nitride layer on an exposed copper surface followed by annealing to form the CuxTiyNz, alloy in the exposed copper surface. Subsequently, the titanium layer is removed by a selective wet etching.Type: GrantFiled: October 4, 2017Date of Patent: August 6, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Raghuveer R. Patlolla, Cornelius Brown Peethala, Roger A. Quon, Chih-Chao Yang
-
Patent number: 10329654Abstract: A method for manufacturing a copper alloy of the present invention is a method for manufacturing a Cu—Ni—Sn-based copper alloy and includes: a first aging treatment step of performing an aging treatment in a temperature range of 300° C. to 500° C. using a solution treated material; an inter-aging processing step of performing cold working after the first aging treatment step; and a second aging treatment step of performing an aging treatment in a temperature range of 300° C. to 500° C. after the inter-aging processing step. In the first aging treatment step, a peak aging treatment is preferably performed. In addition, in the second aging treatment step, the aging treatment is preferably performed for a short period as compared to that of the aging treatment in the first aging treatment step. In the inter-aging processing step, cold working is preferably performed at a processing rate of more than 60% to 99%.Type: GrantFiled: December 1, 2015Date of Patent: June 25, 2019Assignees: NGK Insulators, Ltd., National University Corporation Kanazawa UniversityInventors: Ryoichi Monzen, Naokuni Muramatsu
-
Patent number: 10211180Abstract: A method for producing a bondable coating on a metallic carrier strip made of a brass alloy with at least 15 wt. % zinc or an excretion-hardening copper-based alloy containing at least 0.03 wt. % titanium, chromium, zirconium and/or cobalt is provided. According to the method, in a single working step, a bondable metallic functional layer made of aluminum or an aluminum-based alloy and a metallic intermediate layer are placed onto the metallic carrier strip and bonded thereto using a roll cladding method. The intermediate layer is arranged fully between the functional layer and the metallic carrier strip, so that no contact between the functional layer and the metallic carrier strip is created. A coated carrier strip produced using such a method. The intermediate layer is arranged and affixed on the carrier strip and the functional layer is arranged and affixed on the intermediate layer.Type: GrantFiled: February 12, 2015Date of Patent: February 19, 2019Assignee: Heraeus Deutschland GmbH & Co., KGInventors: Joachim-Franz Schmidt, Marcel Neubauer
-
Patent number: 10128018Abstract: A copper alloy wire can be used as a conductor. The copper alloy wire is made of a copper alloy containing: not less than 0.4 mass % and not more than 1.5 mass % of Fe; not less than 0.1 mass % and not more than 0.7 mass % of Ti; not less than 0.02 mass % and not more than 0.15 mass % of Mg; not less than 10 mass ppm and not more than 500 mass ppm in total of C and at least one of Si and Mn; and the balance of Cu and impurities. The copper alloy wire has a wire diameter of not more than 0.5 mm. Preferably, a mass ratio Fe/Ti in the copper alloy is not less than 1.0 and not more than 5.5.Type: GrantFiled: August 3, 2015Date of Patent: November 13, 2018Assignees: Sumitomo Electric Industries, Ltd., AutoNetworks Technologies, Ltd., Sumitomo Wiring Systems, Ltd.Inventors: Akiko Inoue, Tetsuya Kuwabara, Taichiro Nishikawa, Kiyotaka Utsunomiya, Hiroshi Fujita, Yasuyuki Ootsuka, Hiroyuki Kobayashi
-
Patent number: 9662177Abstract: End effectors with closing mechanisms, and related tools and methods may be particularly beneficial when used for minimally invasive surgery. An example surgical tool comprises a first and second jaw movable between a closed grasped or clamped configuration and an open configuration. The tool further comprises a soft grip mode for grasping the tissue at a first force during which a separation parameter between the jaws is measured, and a therapeutic clamping mode in which the jaws clamp on the body tissue at a force greater than the grasping force. The methods comprise grasping the body tissue between jaws, measuring the separation parameter between the jaws, indicating on a user interface the separation parameter for comparison to a desired separation parameter, and then releasing the body tissue for repositioning or therapeutically clamping the body tissue in response to the separation parameter indication.Type: GrantFiled: March 2, 2015Date of Patent: May 30, 2017Assignee: INTUITIVE SURGICAL OPERATIONS, INC.Inventors: David Weir, Grant Duque, Kevin Durant, Patrick Flanagan, Margaret M. Nixon, David Robinson, John Zabinski
-
Patent number: 8956919Abstract: The present invention relates to a multi-row leadframe for semiconductor packaging, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage to a plating layer caused by etching solution during pattern formation of leadframe and to thereby solve the problem of using the plating layer as an etching mask.Type: GrantFiled: December 23, 2009Date of Patent: February 17, 2015Assignee: LG Innotek Co., Ltd.Inventors: Hyun A. Chun, Jae Bong Choi, Sung Won Lee, Sung Wuk Ryu, Hyuk Soo Lee, Sai Ran Eom
-
Patent number: 8941219Abstract: An integrated circuit package system includes: interconnection pads; a first device mounted below the interconnection pads; a bond wire, or a solder ball connecting the first device to the interconnection pads; a lead connected to the interconnection pad or to the first device; an encapsulation having a top surface encapsulating the first device; and a recess in the top surface of the encapsulation with the interconnection pads exposed therefrom.Type: GrantFiled: April 5, 2011Date of Patent: January 27, 2015Assignee: STATS ChipPAC Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Lionel Chien Hui Tay, Jairus Legaspi Pisigan
-
Patent number: 8937378Abstract: A lead frame and a semiconductor package including the lead frame are provided. The lead frame includes: a base material; a first metal layer which is formed on at least one side of the base material, of which a surface is roughly formed, and which includes copper or nickel; a second metal layer which is formed on a surface of the first metal layer, of which a surface is roughly formed, and which includes palladium or a palladium alloy; a third metal layer which is formed on a surface of the second metal layer, of which a surface is roughly formed, and which includes gold or a gold alloy; and a fourth metal layer which is formed on a surface of the third metal layer, of which a surface is roughly formed, and which includes metal that includes silver.Type: GrantFiled: January 11, 2012Date of Patent: January 20, 2015Assignee: MDS Co., Ltd.Inventors: Sung-kwan Paek, Se-chuel Park
-
Patent number: 8822277Abstract: A method for manufacturing LED packages includes following steps: providing an engaging frame including a lead frame, electrode structures having first and second electrodes, and defining slots between the electrode structure, each first electrode including a first inserting part and each second electrode including a second inserting part; providing a substrate and combining the substrate and the engaging frame together to make through holes of the substrate located at lateral sides of the first and second inserting parts respectively, insulating parts of the substrate received in the slots of the engaging frame, and cavities of the substrate receiving the first and second inserting parts; providing LED diodes, and connecting each LED diode electrically to the first and second electrodes; and cutting along the first and second inserting parts to make sides of the first and second inserting parts exposed to ambient air.Type: GrantFiled: May 28, 2013Date of Patent: September 2, 2014Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Hou-Te Lin, Lung-Hsin Chen
-
Patent number: 8791556Abstract: An integrated circuit packaging system, and a method of manufacture therefor, including: electrical terminals; circuitry protective material around the electrical terminals and formed to have recessed pad volumes; routable circuitry on the top surface of the circuitry protective material; and an integrated circuit die electrically connected to the electrical terminals.Type: GrantFiled: March 8, 2013Date of Patent: July 29, 2014Assignee: STATS ChipPAC Ltd.Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8716069Abstract: A semiconductor device comprises an aluminum alloy lead-frame with a passivation layer covering an exposed portion of the aluminum alloy lead-frame. Since aluminum alloy is a low-cost material, and its hardness and flexibility are suitable for deformation process, such as punching, bending, molding and the like, aluminum alloy lead frame is suitable for mass production; furthermore, since its weight is much lower than copper or iron-nickel material, aluminum alloy lead frame is very convenient for the production of semiconductor devices.Type: GrantFiled: September 28, 2012Date of Patent: May 6, 2014Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yan Xun Xue, Yueh-Se Ho, Yongping Ding
-
Patent number: 8674488Abstract: A method of manufacturing an LED package includes mounting a large panel frame/substrate (LPF/S) having a substantially square shape to a ring. The LPF/S includes a plurality of die pads and a corresponding plurality of leads arranged in a matrix pattern. Each of the die pads includes a planar chip attach surface. An LED chip is attached to the planar chip attach surface of each of the die pads. An encapsulant material is applied overlaying the LED chips and at least a part of the LPF/S. Each die pad and corresponding leads are separated from the LPF/S to form individual LED packages. The steps of attaching the LED chips and applying the encapsulant material are performed while the LPF/S is mounted to the ring.Type: GrantFiled: February 13, 2013Date of Patent: March 18, 2014Assignee: Carsem (M) SDN. BHD.Inventors: Yong Lam Wai, Chan Boon Meng, Phang Hon Keat
-
Publication number: 20140069490Abstract: Techniques for providing high-capacity, re-workable connections in concentrated photovoltaic devices are provided. In one aspect, a lead frame package for a photovoltaic device is provided that includes a beam shield; and one or more lead frame connectors affixed to the beam shield, wherein the lead frame connectors are configured to provide connection to the photovoltaic device when the photovoltaic device is assembled to the lead frame package. A photovoltaic apparatus is also provided that includes a lead frame package assembled to a photovoltaic device. The lead frame package includes a beam shield and one or more lead frame connectors affixed to the beam shield, wherein the lead frame connectors are configured to provide connection to the photovoltaic device.Type: ApplicationFiled: September 13, 2012Publication date: March 13, 2014Applicant: International Business Machines CorporationInventors: Abdullah I. Alboiez, Yaseen G. Alharbi, Alhassan Badahdah, Supratik Guha, Hussam Khonkar, Yves C. Martin, Theodore Gerard van Kessel, Robert L. Sandstorm, Naim Moumen
-
Patent number: 8669652Abstract: To provide an inexpensive lead component which can be easily connected to a semiconductor chip and which has satisfactory connectability. There is provided a lead component including a base material having a connection part for connecting to a semiconductor chip, comprising: a solder part having a Zn layer made of a Zn-bonding material rolled and clad-bonded on the base material, and an Al layer made of an Al-bonding material rolled and clad-bonded on the Zn layer, in a prescribed region including the connection part on the base material; and the solder part further comprising a metal thin film composed of one kind or two kinds or more of Au, Ag, Cu, Ni, Pd, and Pt covering a surface of the Al layer.Type: GrantFiled: March 15, 2012Date of Patent: March 11, 2014Assignee: Hitachi Cable, Ltd.Inventors: Shohei Hata, Yuichi Oda, Kazuma Kuroki, Hiromitsu Kuroda
-
Patent number: 8664745Abstract: The invention provides advances in the arts with useful and novel integrated packaging having inductor elements and adjacent magnetic material enhancing the inductance characteristics of the packaged inductor. Preferably the integrated packages also contain one or more ICs operable coupled to the inductor(s).Type: GrantFiled: July 20, 2011Date of Patent: March 4, 2014Assignee: Triune IP LLCInventors: Ross Teggatz, Wayne Chen, Brett Smith
-
Patent number: 8658471Abstract: The present invention relates to a multi-row leadframe for semiconductor packaging, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage to a plating layer caused by etching solution during pattern formation of leadframe and to thereby solve the problem of using the plating layer as an etching mask.Type: GrantFiled: December 23, 2009Date of Patent: February 25, 2014Assignee: LG Innotek Co., Ltd.Inventors: Hyun A. Chun, Jae Bong Choi, Sung Won Lee, Sung Wuk Ryu, Hyuk Soo Lee, Sai Ran Eom
-
Publication number: 20140001622Abstract: A chip package is provided, the chip package including: a chip carrier; a chip disposed over and electrically connected to a chip carrier top side; an electrically insulating material disposed over and at least partially surrounding the chip; one or more electrically conductive contact regions formed over the electrically insulating material and in electrical connection with the chip; a further electrically insulating material disposed over a chip carrier bottom side; wherein an electrically conductive contact region on the chip carrier bottom side is released from the further electrically insulating material.Type: ApplicationFiled: June 27, 2012Publication date: January 2, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Michael Bauer, Alfred Haimerl, Angela Kessler, Wolfgang Schober
-
Publication number: 20130341780Abstract: A chip arrangement is provided. The chip arrangement including: a chip including at least one electrically conductive contact; a passivation material formed over the at least one electrically conductive contact; an encapsulation material formed over the passivation material; one or more holes formed through the encapsulation material and the passivation material, wherein the passivation material at least partially surrounds the one or more holes; and electrically conductive material provided within the one or more holes, wherein the electrically conductive material is electrically connected to the at least one electrically conductive contact.Type: ApplicationFiled: June 20, 2012Publication date: December 26, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Thorsten Scharf, Boris Plikat, Henrik Ewe, Anton Prueckl, Stefan Landau
-
Publication number: 20130069213Abstract: Disclosed herein is a power module package including: a first substrate having one surface and the other surface; a second substrate contacting one surface of the first substrate; a third substrate contacting one side of the other surface of the first substrate; a first lead frame contacting the other side of the other surface of the first substrate; and a second lead frame electrically connected to the third substrate.Type: ApplicationFiled: September 11, 2012Publication date: March 21, 2013Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Young Ho SOHN, Young Hoon KWAK, Jong Man KIM, Kyu Hwan OH, Tae Hyun KIM
-
Publication number: 20130062748Abstract: According to the present invention, an epoxy resin composition for semiconductor encapsulant including (A) an epoxy resin, (B) a curing agent, (C) an inorganic filler, and (D) a compound in which a copolymer of a 1-alkene having 5 to 80 carbon atoms and maleic anhydride is esterified with an alcohol having 5 to 25 carbon atoms in the presence of a compound represented by General Formula (1), wherein R1 in General Formula (1) is selected from the group consisting of an alkyl group having 1 to 5 carbon atoms, a halogenated alkyl group having 1 to 5 carbon atoms, and an aromatic group having 6 to 10 carbon atoms is provided.Type: ApplicationFiled: May 25, 2011Publication date: March 14, 2013Applicant: SUMITOMO BAKELITE CO., LTD.Inventor: Jun-ichi Tabei
-
Publication number: 20130021768Abstract: Chip-on-film packages are provided. A chip-on-film package includes a film substrate having a first surface and a second surface opposite to each other, a semiconductor chip on the first surface, and a thermal deformation member adjacent to the second surface. The thermal deformation member has a construction that causes its shape to transform according to a temperature. Related devices and device assembles are also provided.Type: ApplicationFiled: June 28, 2012Publication date: January 24, 2013Inventors: Jichul KIM, Jae Choon KIM, Young-deuk KIM, Eunseok CHO
-
Patent number: 8314479Abstract: An LED package includes a die pad having a bottom surface, an upper surface and a centrally located recessed cavity. The recessed cavity has a chip attach surface between the bottom surface and upper surface and sidewalls that extend from the recessed chip attach surface to the upper surface. The package additionally has leads arranged on opposing sides of the die pad. The leads have a bottom surface that is coextensive with the bottom surface of the die pad and an upper surface coextensive with the upper surface of the die pad. An LED chip is attached to the chip attach surface. The package further includes a package body having an encapsulant which fills space between the die pad and leads forming a bottom encapsulant surface that is coextensive with the bottom surfaces of the die pad and leads.Type: GrantFiled: May 24, 2011Date of Patent: November 20, 2012Assignee: Carsem (M) SDN. BHD.Inventors: Yong Lam Wai, Chan Boon Meng, Phang Hon Keat
-
Patent number: 8283759Abstract: A lead frame base is coated with a four-layer plating. The four-layer plating includes an underlayer plating (Ni), a palladium plating, a silver plating and a gold plating arranged in this order from bottom to top.Type: GrantFiled: October 19, 2006Date of Patent: October 9, 2012Assignees: Panasonic Corporation, Shinko Electric Industries Co., Ltd.Inventors: Seishi Oida, Takahiro Nakano, Yoshito Miyahara, Takashi Yoshie, Harunobu Satou, Kouichi Kadosaki, Kazumitsu Seki
-
Patent number: 8129227Abstract: A packaged surface-mount semiconductor device has the outer, un-encapsulated lead segments structured in five adjoining portions: The first portion protrudes from the encapsulation about horizontally; the second portion forms a convex bend downwardly; the third portion is approximately straight downwardly; the fourth portion forms a concave bend upwardly; and the fifth portion is straight horizontally. Each segment has across the width a first groove in the third portion, either on the bottom surface or on the top surface. Preferably, the groove is about 2 leadframe thicknesses vertically over the bottom surface of the fifth lead portion. When stamped, the groove may have an angular outline about 5 and 50 ?m deep; when etched, the groove may have an approximately semicircular outline about 50 to 125 ?m deep. A second groove may be located in the second segment portion; a third groove may be located in the transition region from the third to the fourth segment portions.Type: GrantFiled: September 20, 2010Date of Patent: March 6, 2012Assignee: Texas Instruments IncorporatedInventor: John P Tellkamp
-
Patent number: 8120161Abstract: A component includes a first semiconductor chip attached to a first carrier and second semiconductor chip attached to a second carrier. The first carrier has a first extension, which forms a first external contact element. The second carrier has a second extension, which forms a second external contact element. The first and the second carriers are arranged in such a way that the first and the second extension point in different directions.Type: GrantFiled: April 10, 2007Date of Patent: February 21, 2012Assignee: Infineon Technologies AGInventors: Ralf Otremba, Lutz Goergens, Gerhard Noebauer, Tien Lai Tan, Erwin Huber, Marco Puerschel, Gilles Delarozee, Markus Dinkel
-
Publication number: 20120038036Abstract: The present invention relates to a multi-row leadframe for semiconductor packaging, characterized by: forming a plating pattern on a leadframe material (first step); forming a protective pattern on the plating pattern (second step); and forming a nano pattern by using the protective pattern as a mask (third step), whereby a protective pattern is formed on an upper surface of a plating pattern to increase reliability of a product by preventing damage to a plating layer caused by etching solution during pattern formation of leadframe and to thereby solve the problem of using the plating layer as an etching mask.Type: ApplicationFiled: December 23, 2009Publication date: February 16, 2012Applicant: LG Innotek Co., Ltd.Inventors: Hyun A. Chun, Jae Bong Choi, Sung Won Lee, Sung Wuk Ryu, Hyuk Soo Lee, Sai Ran Eom
-
Patent number: 8022514Abstract: An integrated circuit package system including forming a leadframe having a lead with a leadfinger support of a predetermined height, and attaching an integrated circuit die with an electrical interconnect at a predetermined collapse height determined by the predetermined height of the leadfinger support.Type: GrantFiled: March 25, 2009Date of Patent: September 20, 2011Assignee: STATS ChipPAC Ltd.Inventors: Henry Descalzo Bathan, Zigmund Ramirez Camacho, Arnel Senosa Trasporto, Jeffrey D. Punzalan
-
Publication number: 20110221052Abstract: Provided are a semiconductor device lead frame and a method of manufacturing of the same that improve adhesive properties between plating layers when a plurality of plating layers are laminated, that control deterioration in wire bonding properties during the manufacturing process of a semiconductor device and worsening of solderability during packaging, and that effectively reduce manufacturing cost. Specifically, the lead frame (2a, 2b) has a laminated structure that includes a lower plating layer (22) formed on a conductive base material (21) and an uppermost plating layer (23), with an organic film (22) that has metal-binding properties formed between the lower plating layer (21) and the uppermost plating layer (23). The organic film (22) is formed as a monomolecular film in which functional organic molecules (11) self assemble. Each of the organic molecules (11) has functional groups (A1, A1) with metal-binding properties on both ends of a main chain (B1).Type: ApplicationFiled: February 9, 2011Publication date: September 15, 2011Inventors: Yasuko IMANISHI, Takahiro FUKUNAGA
-
Patent number: 7969002Abstract: Integrated circuit packages incorporating an inductor and methods for their fabrication. The lead frame used in packaging the integrated circuit includes a first area for receiving the integrated circuit, and a second area having a plurality of connections from one side to the other side of the lead frame, thereby forming coil segments. After mounting the integrated circuit and wire bonding its connections, the lead frame is placed on a ferrite plate, the assembly is encapsulated in resin, and the leads trimmed and bent. Mounting of the packaged integrated circuit on a properly prepared printed circuit interconnects the coil segments in the package to coil segments on the printed circuit, thereby forming a single, multi-turn coil around the ferrite plate. Various embodiments are disclosed.Type: GrantFiled: October 29, 2008Date of Patent: June 28, 2011Assignee: Maxim Integrated Products, Inc.Inventors: Ahmad Ashrafzadeh, Mansour Izadinia, Nitin Kalje, Ignacio McQuirk
-
Patent number: 7932130Abstract: An integrated circuit package system includes: providing a die attach paddle with interconnection pads connected to a bottom surface of the die attach paddle; connecting a first device to the interconnection pads with a bond wire; connecting a lead to the interconnection pad or to the first device; encapsulating the first device and the die attach paddle with an encapsulation having a top surface; and etching the die attach paddle leaving a recess in the top surface of the encapsulation.Type: GrantFiled: August 1, 2008Date of Patent: April 26, 2011Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Lionel Chien Hui Tay, Jairus Legaspi Pisigan
-
Patent number: 7855391Abstract: A lead frame and a light emitting device package using the same are disclosed. More particularly, a lead frame and a light emitting device package using the lead frame which can be easily manufactured and employ a multi-chip structure. The light emitting device package includes a first frame including a heat sink, a second frame coupled to an upper side of the first frame, the second frame including at least one pair of leads and a mount formed with a hole, and a molded structure for coupling the first and second frames to each other.Type: GrantFiled: February 2, 2007Date of Patent: December 21, 2010Assignees: LG Electronics Inc., LG Innotek Co., Ltd.Inventors: Kwang Suk Park, Yu Ho Won
-
Patent number: 7838972Abstract: A lead frame includes a lead frame main body having a plurality of die pad portions each having a chip mounting surface on which a semiconductor chip is mounted, a plurality of lead portions provided to surround the plurality of die pad portions respectively, and a frame portion for supporting the plurality of die pad portions and the plurality of lead portions, an adhesive film pasted on a lower surface of the lead frame main body by pressing, and a first metal film provided on surfaces of the plurality of lead portions and connected electrically to the semiconductor chip respectively, wherein second metal films whose thickness is substantially equal to a thickness of the first metal film are provided to the chip mounting surface of the plurality of die pad portions respectively.Type: GrantFiled: December 26, 2007Date of Patent: November 23, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventor: Akinobu Hojo
-
Patent number: 7791178Abstract: A lead frame unit, a semiconductor package having a lead frame unit, a stacked semiconductor package having a semiconductor package, and methods of manufacturing the same are provided. The lead frame unit in a stacked semiconductor package may include a die pad supporting a semiconductor chip, an inner lead electrically connected to the semiconductor chip, an outer lead extending from the inner lead, and a heat-resistant insulation member surrounding the connection portion. The outer lead may include a connection portion connected to the inner lead and a junction portion connected to the connection portion and a circuit board. An external signal may be applied to the junction portion. If the lead frame unit is used in the stacked semiconductor package, the outer lead and a dummy outer lead in the stacked semiconductor package may have substantially the same shape.Type: GrantFiled: November 21, 2007Date of Patent: September 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hyo-Jae Bang, Heui-Seog Kim, Seong-Chan Han, Jung-Hyeon Kim, Sung-Hwan Kim
-
Publication number: 20100187651Abstract: Aspects of the invention are directed towards an integrated circuit package and method of forming the same, and more particularly to a redistributed chip packaging for an integrated circuit. The integrated circuit package includes an integrated circuit having a protective material on at least a portion of the integrated circuit. A lead frame is coupled to the integrated circuit and a conductive layer is also coupled to the interconnect. A solder ball is coupled to the conductive layer and a passivation layer is on the conductive layer. Active and passive components are electrically coupled to the integrated circuit.Type: ApplicationFiled: October 13, 2009Publication date: July 29, 2010Applicant: STMicroelectronics Asia Pacific Pte Ltd.Inventors: Yonggang JIN, Kiyoshi Kuwabara, Xavier Baraton
-
Publication number: 20100072584Abstract: A Cu—Fe—P alloy sheet that is provided with the high strength and with the improved resistance of peel off of oxidation film, in order to deal with problems such as package cracks and peeling, is provided. A copper alloy sheet for electric and electronic parts according to the present invention is a copper alloy sheet containing Fe: 0.01 to 0.50 mass % and P: 0.01 to 0.15 mass %, respectively, with the remainder of Cu and inevitable impurities. A centerline average roughness Ra is 0.2 ?m or less and a maximum height Rmax is 1.5 ?m or less, and Kurtosis (degree peakedness) Rku of roughness curve is 5.0 or less, in measurement of the surface roughness of the copper alloy sheet in accordance with JIS B0601.Type: ApplicationFiled: September 26, 2007Publication date: March 25, 2010Applicant: Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.)Inventors: Yasuhiro Aruga, Ryoichi Ozaki, Yosuke Miwa
-
Patent number: 7671453Abstract: A semiconductor device in which chips are resin-molded, including: frames having front and back surfaces and die pads; power chips mounted on the surfaces of the die pads; an insulation resin sheet having a first and a second surfaces which are opposed against each other, the resin sheet being disposed such that the back surfaces of the die pads contact the first surface of the resin sheet; and a mold resin applied on the first surface of the resin sheet so as to seal up the power chips. The thermal conductivity of the resin sheet is larger than that of the mold resin.Type: GrantFiled: September 22, 2004Date of Patent: March 2, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kenichi Hayashi, Hisashi Kawafuji, Tatsuyuki Takeshita, Nobuhito Funakoshi, Hiroyuki Ozaki, Kazuhiro Tada
-
Publication number: 20100025830Abstract: An integrated circuit package system includes: providing a die attach paddle with interconnection pads connected to a bottom surface of the die attach paddle; connecting a first device to the interconnection pads with a bond wire; connecting a lead to the interconnection pad or to the first device; encapsulating the first device and the die attach paddle with an encapsulation having a top surface; and etching the die attach paddle leaving a recess in the top surface of the encapsulation.Type: ApplicationFiled: August 1, 2008Publication date: February 4, 2010Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Lionel Chien Hui Tay, Jairus Legaspi Pisigan
-
Publication number: 20090179314Abstract: An integrated circuit package system including forming a leadframe having a lead with a leadfinger support of a predetermined height, and attaching an integrated circuit die with an electrical interconnect at a predetermined collapse height determined by the predetermined height of the leadfinger support.Type: ApplicationFiled: March 25, 2009Publication date: July 16, 2009Inventors: Henry D. Bathan, Zigmund Ramirez Camacho, Arnel Trasporto, Jeffrey D. Punzalan
-
Patent number: 7547581Abstract: It is suppressed that a whisker occurs on a lead for external connection. A lead for external connection is formed of the alloy (42Alloy) of Fe and Ni, and a plating film which includes alloy of Sn and Cu is formed on the surface. Next, using a heat-treat furnace, the heat treatment at the temperature beyond melting-point T0 of the plating film is performed, and the plating film is melted. At this time, the temperature beyond T0 is held for 20 seconds or more. The grain boundary of the plating film can be vanished by the above-mentioned heat treatment. Hereby, the internal stress of the plating film can be eased, and the generation of the whisker can be suppressed.Type: GrantFiled: February 28, 2006Date of Patent: June 16, 2009Assignee: Renesas Technology Corp.Inventors: Yumi Imamura, Kenji Yamamoto, Tomohiro Murakami
-
Publication number: 20090115040Abstract: An integrated circuit package system includes: forming an array of external interconnects with an intersecting region between the external interconnects; removing the intersecting region for forming an isolation hole between the external interconnects; mounting an integrated circuit die over the external interconnects; connecting an internal interconnect between the integrated circuit die and the external interconnects; and forming a package encapsulation over the integrated circuit die with the external interconnects partially exposed.Type: ApplicationFiled: November 7, 2007Publication date: May 7, 2009Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Abelardo Jr. Advincula, Lionel Chien Hui Tay
-
Patent number: 7524702Abstract: A conductor substrate for mounting a semiconductor element, at least a portion thereof mounting the semiconductor element being sealed with an insulating resin, wherein an uppermost surface layer of the conductor substrate comprises copper or an alloy thereof, and the conductor substrate is partly or entirely covered with a layer of copper oxide containing a hydroxide formed upon the surface treatment of the conductor substrate and a process of producing the conductor substrate as well as a process for the production of a semiconductor device using the conductor substrate.Type: GrantFiled: December 4, 2006Date of Patent: April 28, 2009Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazumitsu Seki, Yoshihito Miyahara, Muneaki Kure
-
Patent number: 7462926Abstract: A method of producing a leadframe is provided, the method including the steps of providing a substrate, plating the substrate with a layer of tin, plating a layer of nickel over the layer of tin, and thereafter plating one or more protective layers over the layer of nickel. The leadframe may thereafter be heated to produce one or more intermetallic layers comprising tin, which impedes the out-diffusion of copper from a base material of the leadframe to the surface thereof.Type: GrantFiled: December 1, 2005Date of Patent: December 9, 2008Assignee: ASM Assembly Automation Ltd.Inventors: Ran Fu, Deming Liu, Yiu Fai Kwan
-
Patent number: 7432584Abstract: A leadframe comprises a die mounting area, a plurality of lead fingers and a metal deposit having a negative electrochemical potential with respect to a standard H2 half cell. A semiconductor package comprises the leadframe and a semiconductor chip having a plurality of contact areas mounted to the die mounting area and electrically connected to the inner ends of the lead fingers of the leadframe by a plurality of bond wires. The semiconductor chip, the bond wires and inner portions of the lead fingers are encapsulated by a plastic housing.Type: GrantFiled: October 13, 2004Date of Patent: October 7, 2008Assignee: Infineon Technologies, AGInventors: Koh Hoo Goh, Bun-Hin Keong
-
Publication number: 20080169538Abstract: A semiconductor device of the present invention includes a semiconductor chip, a die pad to which the semiconductor chip is bonded with solder to be mounted thereon, a plurality of leads electrically conducted to the semiconductor chip, a stress reducing layer that is provided on a rear face of the die pad opposite to a face of the die pad on which the semiconductor chip is mounted and that reduces stress applied to the semiconductor chip, and a sealing body for sealing at least the semiconductor chip.Type: ApplicationFiled: January 11, 2008Publication date: July 17, 2008Applicant: Rohm Co., Ltd.Inventors: Yasumasa Kasuya, Motoharu Haga, Shoji Yasunaga
-
Patent number: 7368326Abstract: A process includes annealing one or more plated conductive leads at a predetermined temperature. The one or more plated conductive leads are plated with one or more layers, where each layer comprises a material. The predetermined temperature is greater than or equal to approximately a melting point of one of the materials. The annealing can reduce growth formations, such as whiskers, on the one or more conductive leads. Lead frames and other devices having plated conductive leads may be subjected to the process, and the resultant plated conductive leads will have fewer growth formations than plated conductive leads not subjected to the process. The plated conductive leads may be trimmed and formed prior to or after the anneal.Type: GrantFiled: May 27, 2004Date of Patent: May 6, 2008Assignee: Agere Systems Inc.Inventors: John William Osenbach, Brian Dale Potteiger, Richard Lawrence Shook, Brian Thomas Vaccaro
-
Patent number: 7329944Abstract: A leadframe for a semiconductor device of the present invention is a leadframe for a semiconductor device having a stage section where a semiconductor chip is to be mounted, an inner lead section connected to the stage section, and an outer lead section connected to the inner lead section. The leadframe has (1) a nickel (Ni) layer 1, (2) a palladium (Pd) or palladium alloy layer 2, (3) a tin (Sn) or tin alloy layer or a zinc (Zn) or zinc alloy layer 3, 3a, or 3b, and (4) a gold (Au) layer 4, 4a, or 4b, all of which are formed on a base material B forming the leadframe in sequence from the surface of the leadframe.Type: GrantFiled: March 22, 2006Date of Patent: February 12, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazumitsu Seki, Harunobu Sato, Muneaki Kure
-
Patent number: 7262440Abstract: The present invention provides a light emitting diode (LED) package and the fabrication method thereof. The LED package includes a lower metal layer, and a first silicon layer, a first insulation layer, a second silicon layer, a second insulation layer, and a package electrode pattern formed in their order on the lower metal layer. The LED package also includes a spacer having a cavity, formed on the electrode pattern. The LED package further includes an LED mounted in the cavity by flip-chip bonding to the electrode patterns, and an optical element attached to the upper surface of the spacer.Type: GrantFiled: December 30, 2005Date of Patent: August 28, 2007Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Sang Hyun Choi, Woong Lin Hwang, Seog Moon Choi, Ho Joon Park, Sung Jun Lee, Chang Hyun Lim
-
Patent number: 7256481Abstract: A semiconductor device has a leadframe with a structure made of a base metal (105), wherein the structure consists of a chip mount pad (302) and a plurality of lead segments (303). Covering the base metal are, consecutively, a continuous nickel layer (201) on the base metal, a layer of palladium on the nickel, wherein the palladium layer (203) on the chip side of the structure is thicker than the palladium layer (202) opposite the chip, and a gold layer (204) on the palladium layer (202) opposite the chip. A semiconductor chip (310) is attached to the chip mount pad and conductive connections (312) span from the chip to the lead segments. Polymeric encapsulation compound (320) covers the chip, the connections, and portions of the lead segments, but leaves other segment portions available for solder reflow attachment to external parts.Type: GrantFiled: November 30, 2005Date of Patent: August 14, 2007Assignee: Texas Instruments IncorporatedInventor: John P. Tellkamp
-
Patent number: 7202113Abstract: A wafer level bumpless method of making flip chip mounted semiconductor device packages is disclosed. The method includes the steps of solder mask coating a semiconductor die wafer frontside, processing the solder mask coating to reveal a plurality of gate contact and a plurality of source contacts, patterning a lead frame with target dimple areas, creating dimples in the lead frame corresponding to the gate contact and source contacts, printing a conductive epoxy on the lead frame in the dimples, curing the lead frame and semiconductor die wafer together, and dicing the wafer to form the semiconductor device packages.Type: GrantFiled: June 9, 2005Date of Patent: April 10, 2007Inventors: Ming Sun, Demei Gong
-
Patent number: 7172958Abstract: A high-frequency wiring structure includes a microstrip line having a ground conductor, a dielectric disposed on the ground conductor, and a transmission conductor that is at least partially disposed in the dielectric. The transmission conductor is defined by a flat bottom parallel to the ground conductor, a pair of flat sides that are perpendicular to the ground conductor and are positioned on both sides of the flat bottom in the wiring width direction, and curved parts that continuously join the flat bottom and the pair of flat sides. The curved parts have a radius of curvature within the range of 5% to 50% of the thickness of the transmission conductor.Type: GrantFiled: February 2, 2005Date of Patent: February 6, 2007Assignee: ALPS Electric Co., Ltd.Inventor: Yorihiko Sasaki