Materials Of Insulating Layers Or Coatings (epo) Patents (Class 257/E23.077)
-
Patent number: 11864567Abstract: The present disclosure provides methods and formulations for reducing ammonia and carbon dioxide emissions from a bovine using lubabegron, or a physiologically acceptable salt thereof. The present disclosure also provides bovine feed additives and bovine feed compositions.Type: GrantFiled: April 20, 2022Date of Patent: January 9, 2024Assignee: ELANCO US INC.Inventors: Cory T. Herr, John Charles Kube, Jerold Scott Teeter
-
Patent number: 10875965Abstract: This disclosure relates to dielectric film forming compositions containing a) at least one fully imidized polyimide polymer; b) at least one metal-containing (meth)acrylates; c) at least one catalyst; and d) at least one solvent, as well as related processes and related products. The compositions can form a dielectric film that generates substantially no debris when the dielectric film is patterned by laser ablation process.Type: GrantFiled: February 28, 2018Date of Patent: December 29, 2020Assignee: Fujifilm Electronic Materials U.S.A., Inc.Inventors: Sanjay Malik, William A. Reinerth, Ognian Dimov, Raj Sakamuri
-
Patent number: 10879197Abstract: A package structure in accordance with some embodiments may include an RFIC chip, a redistribution circuit structure, a backside redistribution circuit structure, an isolation film, a die attach film, and an insulating encapsulation. The redistribution circuit structure and the backside redistribution circuit structure are disposed at two opposite sides of the RFIC chip and electrically connected to the RFIC chip. The isolation film is disposed between the backside redistribution circuit structure and the RFIC chip. The die attach film is disposed between the RFIC chip and the isolation film. The insulating encapsulation encapsulates the RFIC chip and the isolation film between the redistribution circuit structure and the backside redistribution circuit structure. The isolation film may have a coefficient of thermal expansion lower than the insulating encapsulation and the die attach film.Type: GrantFiled: August 30, 2017Date of Patent: December 29, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Albert Wan, Chung-Shi Liu, Chao-Wen Shih, Han-Ping Pu, Chien-Ling Hwang
-
Patent number: 10761423Abstract: A method includes forming a tri-layer. The tri-layer includes a bottom layer; a middle layer over the bottom layer; and a top layer over the middle layer. The top layer includes a photo resist. The method further includes removing the top layer; and removing the middle layer using a chemical solution. The chemical solution is free from potassium hydroxide (KOH), and includes at least one of a quaternary ammonium hydroxide and a quaternary ammonium fluoride.Type: GrantFiled: October 3, 2017Date of Patent: September 1, 2020Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Li-Min Chen, Kuo Bin Huang, Neng-Jye Yang, Chia-Wei Wu, Jian-Jou Lian
-
Patent number: 10734237Abstract: Methods and apparatus for subtractively fabricating three-dimensional structures relative to a surface of a substrate and for additively depositing metal and dopant atoms onto the surface and for diffusing them into the bulk. A chemical solution is applied to the surface of the semiconductor substrate, and a spatial pattern of electron-hole pairs is generated by projecting a spatial pattern of illumination characterized by a specified intensity, wavelength and duration at each pixel of a plurality of pixels on the surface. Charge carriers are driven away from the surface of the semiconductor on a timescale short compared to the carrier recombination lifetime. Such methods are applied to creating a spatially varying doping profile in the semiconductor substrate, a photonic integrated circuit and an integrated photonic microfluidic circuit.Type: GrantFiled: May 22, 2018Date of Patent: August 4, 2020Assignee: The Board of Trustees of the University of IllinoisInventors: Lynford Goddard, Kaiyuan Wang, Chris Edwards, Lonna Edwards, Xin Yu, Gang Logan Liu, Samuel Washington, Shailendra Srivastava, Terry Koker, Julianne Lee, Catherine Britt Carlson
-
Patent number: 10535600Abstract: A semiconductor device is provided. The semiconductor device includes a substrate including a lower wiring, a first interlayer insulating film disposed on the substrate and including a first region and a second region over the first region, an etch stop film on the first interlayer insulating film, a second interlayer insulating film on the etch stop film, a first upper wiring in the second interlayer insulating film, the etch stop film, and the second region of the first interlayer insulating film and the first upper wiring is spaced apart from the lower wiring and a via in the first region of the first interlayer insulating film, and the via connects the lower wiring and the first upper wiring, wherein the first upper wiring includes a first portion in the second interlayer insulating film, and a second portion in the etch stop film and the second region of the first interlayer insulating film, and a sidewall of the second portion of the first upper wiring includes a stepwise shape.Type: GrantFiled: May 23, 2018Date of Patent: January 14, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hoon Seok Seo, Jong Min Baek, Su Hyun Bark, Sang Hoon Ahn, Hyeok Sang Oh, Eui Bok Lee
-
Patent number: 10306750Abstract: A circuit board and a method of manufacturing a circuit board or two circuit boards are illustrated and described. The circuit board includes (a) a dielectric layer with a planar extension in parallel with respect to an xy-plane which is spanned by an x-axis and a y-axis perpendicular thereto and a layer thickness along a z-direction which is perpendicular with respect to the x-axis and to the y-axis; (b) a metallic layer which is attached to the dielectric layer in a planar manner; and (c) a component which is embedded in the dielectric layer and/or in a dielectric core-layer of the circuit board. The dielectric layer includes a dielectric material which has (i) an elastic modulus E in a range between 1 and 20 GPa and (ii) a coefficient of thermal expansion in a range between 0 and 17 ppm/K along the x-axis and along the y-axis.Type: GrantFiled: December 10, 2015Date of Patent: May 28, 2019Assignee: AT & S Austria Technologie & Systemtechnik AktiengesellschaftInventors: Hannes Stahr, Andreas Zluc, Timo Schwarz, Gerald Weidinger
-
Patent number: 10233325Abstract: A resin composition comprising a binder resin (A), a phenoxy resin having a hydroxyl equivalent of 300 or more, and a cross-linking agent (C). The resin composition of the present invention preferably further comprises a photoacid generator (D). The photoacid generator (D) is more preferably a quinone diazide compound.Type: GrantFiled: August 25, 2016Date of Patent: March 19, 2019Assignee: ZEON CORPORATIONInventors: Takashi Tsutsumi, Takayuki Saito, Makoto Fujimura
-
Patent number: 10166747Abstract: A resin multilayer substrate includes insulating base materials integrated by thermocompression bonding and each including a thermoplastic resin as a main material. The insulating base materials include a first insulating base material with a first conductor pattern thereon, and a second insulating base material with a second conductor pattern thereon. The second insulating base material, an intermediate resin material layer, and the first insulating base material are stacked in this order. The intermediate resin material layer includes an intermediate region and an end region in contact with the surface on a first side of the second conductor pattern. The surface on the first side of the intermediate resin material layer is in contact with the first insulating base material, and, when seen in plan view, the first conductor pattern extends over the intermediate region and the end region.Type: GrantFiled: January 18, 2018Date of Patent: January 1, 2019Assignee: Murata Manufacturing Co., Ltd.Inventors: Keisuke Ikeno, Shigeru Tago, Hirohumi Shinagawa, Kuniaki Yosui, Yuki Ito
-
Patent number: 10109546Abstract: In order to carry out the encapsulation of electronic components, the invention proposes to cover the electronic components (7) with a heat-polymerisable material corresponding to a composition comprising a diimide constituent and a diamine constituent, in which the diimide constituent has been predissolved in the diamine constituent, and to heat the assembly obtained under conditions suitable for carrying out the curing of the material by an addition polymerization reaction between said diimide constituent and the diamine constituent. The invention finds an application in particular in the field of electronic power modules.Type: GrantFiled: December 1, 2015Date of Patent: October 23, 2018Assignee: Valeo Equipements Electriques MoteurInventors: Arnaud Soisson, Philippe Banet, Linda Chikh, Odile Fichet
-
Patent number: 10015884Abstract: Disclosed herein is a printed circuit board (PCB) including an embedded electronic component, including: a core having a cavity; an electronic component inserted into the cavity having a rough surface formed on surfaces of external electrodes provided on both lateral portions thereof, a low rough surface being formed in a portion of the rough surfaces; insulating layers laminated on upper and lower portions of the core and bonded to an outer circumferential surface of the electronic component insertedly positioned in the cavity; and an external circuit pattern provided on the insulating layers.Type: GrantFiled: November 6, 2013Date of Patent: July 3, 2018Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Seung Eun Lee, Yee Na Shin, Yul Kyo Chung, Doo Hwan Lee
-
Patent number: 9984270Abstract: A fingerprint sensor is incorporated in a display stack in an electronic device. A single fingerprint can be captured at one time at a single pre-defined fixed location on a display. Alternatively, a single fingerprint can be acquired at one time at any location on a display. Alternatively, multiple touches on the display can be acquired substantially simultaneously where only one fingerprint is captured at a time or where all of the fingerprints are acquired at the same time. The fingerprint sensor can be implemented as an integrated circuit connected to a bottom surface of a cover sheet, near the bottom surface of the cover sheet, or connected to a top surface of a display. Alternatively, the fingerprint sensor can be implemented as a full panel fingerprint sensor.Type: GrantFiled: August 4, 2014Date of Patent: May 29, 2018Assignee: Apple Inc.Inventors: Marduke Yousefpor, Jean-Marie Bussat, Benjamin B. Lyon, Giovanni Gozzini, Steven P. Hotelling, Dale Setlak
-
Patent number: 9957369Abstract: A polymeric material having anisotropic properties, such as mechanical properties (e.g., modulus of elasticity), thermal properties, barrier properties (e.g., breathability), and so forth, is provided. The anisotropic properties can be achieved for a single, monolithic polymeric material through selective control over the manner in which the material is formed. For example, one or more zones of the polymeric material can be strained to create a unique network of pores within the strained zone(s). However, zones of the polymeric material that are not subjected to the same degree of deformational strain will not have the same pore volume, and in some cases, may even lack a porous network altogether.Type: GrantFiled: June 6, 2014Date of Patent: May 1, 2018Assignee: Kimberly-Clark Worldwide, Inc.Inventors: Vasily A. Topolkaraev, Ryan J. McEneany, Neil T. Scholl, Mark M. Mleziva
-
Patent number: 9793234Abstract: A chip package includes a first chip and a second chip. The first chip includes a first substrate having a first surface and a second surface opposite to the first surface, a first passive element on the first surface, and a first protection layer covering the first passive element, which the first protection layer has a third surface opposite to the first surface. First and second conductive pad structures are disposed in the first protection layer and electrically connected to the first passive element. The second chip is disposed on the third surface, which the second chip includes an active element and a second passive element electrically connected to the active element. The active element is electrically connected to the first conductive pad structure.Type: GrantFiled: April 5, 2016Date of Patent: October 17, 2017Assignee: XINTEC INC.Inventors: Yen-Shih Ho, Shu-Ming Chang, Hsing-Lung Shen
-
Patent number: 8872328Abstract: An integrated power module includes a substantially planar insulated metal substrate having at least one cut-out region; at least one substantially planar ceramic substrate disposed within the cut-out region, wherein the ceramic substrate is framed on at least two sides by the insulated metal substrate, the ceramic substrate including a first metal layer on a first side and a second metal layer on a second side; at least one power semiconductor device coupled to the first side of the ceramic substrate; at least one control device coupled to a first surface of the insulated metal substrate; a power overlay electrically connecting the at least one semiconductor power device and the at least one control device; and a cooling fluid reservoir operatively connected to the second metal layer of the at least one ceramic substrate, wherein a plurality of cooling fluid passages are provided in the cooling fluid reservoir.Type: GrantFiled: December 19, 2012Date of Patent: October 28, 2014Assignee: General Electric CompanyInventors: Eladio Clemente Delgado, John Stanley Glaser, Brian Lynn Rowden
-
Patent number: 8735305Abstract: In some embodiments, the present invention discloses a gate dielectric deposition process, including depositing a fluorinated hafnium oxide by an ALD process utilizing a fluorinated hafnium precursor and an oxidant. A two-step ALD deposition process can be used, including a fluorinated hafnium oxide layer deposition followed by a hafnium oxide layer deposition. Hafnium oxide can provide high dielectric constant, high density, large bandgap and good thermal stability. Fluorinated hafnium oxide can passivate interface states and bulk traps in the hafnium oxide, for example, by forming Si—F or Hf—F bonds, which can improve the reliability of the hafnium oxide gate dielectrics.Type: GrantFiled: May 24, 2012Date of Patent: May 27, 2014Assignee: Intermolecular, Inc.Inventor: Jinhong Tong
-
Patent number: 8344393Abstract: A light receiving and emitting device includes: a light emitting unit and a light receiving unit which are provided on a same substrate, wherein the light emitting unit includes an active layer sandwiched between a first clad layer and a second clad layer, a first electrode electrically connected to the first clad layer, and a second electrode electrically connected to the second clad layer, the light receiving unit includes a light-absorbing layer, at least part of the active layer forms a gain region on a current path between the first electrode and the second electrode, the gain region is provided from a first side face of the active layer to a second side face parallel to the first side face so as to be inclined with respect to a perpendicular of the first side face as seen in a planar view, a light generated in the gain region is divided, at least one of an edge face on the first side face and an edge face on the second side face, the edge faces of the gain region, into a light emitted to an outside andType: GrantFiled: April 26, 2010Date of Patent: January 1, 2013Assignee: Seiko Epson CorporationInventor: Yasutaka Imai
-
Patent number: 8242004Abstract: A method of forming a semiconductor device includes the following processes. A groove is formed in a semiconductor substrate. A first spin-on-dielectric layer is formed over a semiconductor substrate. An abnormal oxidation of the first spin-on-dielectric layer is carried out. A surface of the first spin-on-dielectric layer is removed. A second spin-on-dielectric layer is formed over the first spin-on-dielectric layer. A non-abnormal oxidation of the first and second spin-on-dielectric layers is carried out to modify the second spin-on-dielectric layer without modifying the first spin-on-dielectric layer.Type: GrantFiled: February 14, 2011Date of Patent: August 14, 2012Assignee: Elpida Memory, Inc.Inventor: Jiro Miyahara
-
Patent number: 8053887Abstract: A semiconductor assembly includes a substrate with at least a CMOS region and a seal ring region and an optional micro electro mechanical system (MEMS) region, a shallow trench isolation disposed in the CMOS region of the substrate, an optional micro electro mechanical system device disposed in the micro electro mechanical system region, a plurality of recesses disposed in the seal ring region of the substrate, a first metal-oxide semiconductor disposed in the CMOS region, a dielectric layer disposed on the substrate and on the recesses, and a seal ring disposed in the seal ring region and embedded in the dielectric layer to cover and fill up the recesses, wherein the seal ring region surrounds at least the CMOS region and the optional MEMS region.Type: GrantFiled: September 22, 2010Date of Patent: November 8, 2011Assignee: United Microelectronics Corp.Inventor: Chin-Sheng Yang
-
Patent number: 8040148Abstract: This invention relates to a system in package including a plurality of integrated circuit chips and a substrate on which the plurality of integrated circuit chips are mounted and characterized in that a testability circuit for facilitating a test on at least one of the integrated circuit chips is incorporated into the substrate. The testability circuit incorporated into the substrate is formed by embedding a so-called WLCSP integrated circuit chip into the substrate. Alternatively, the testability circuit is formed by using a transistor element formed by using a semiconductor layer formed on the substrate. By incorporating the testability circuit into the substrate as described above, it is possible to realize a system in package facilitated in test without increases in size and cost.Type: GrantFiled: November 2, 2005Date of Patent: October 18, 2011Assignee: Taiyo Yuden Co., Ltd.Inventor: Masayuki Satoh
-
Patent number: 8034638Abstract: The present invention provides methods of repairing damage to low-k dielectric film that is incurred by commonly used processes in IC fabrication. The methods may be integrated into an IC fabrication process flow at various stages. According to various embodiments, the methods of involve performing an IC fabrication process on a wafer on which a low-k film is deposited, and subsequently treating the film with a silylating agent to repair the damage done to the film during the process. Damage repair may be performed after one or more of the damaging process steps.Type: GrantFiled: May 7, 2009Date of Patent: October 11, 2011Assignee: Novellus Systems, Inc.Inventors: Bart J. Schravendijk, Justin F. Gaynor
-
Patent number: 7999387Abstract: A transition layer 38 is provided on a die pad 22 of an IC chip 20 and integrated into a multilayer printed circuit board 10. Due to this, it is possible to electrically connect the IC chip 20 to the multilayer printed circuit board 10 without using lead members and a sealing resin. Also, by providing the transition layer 38 made of copper on an aluminum pad 24, it is possible to prevent a resin residue on the pad 24 and to improve connection characteristics between the die pad 24 and a via hole 60 and reliability.Type: GrantFiled: April 22, 2008Date of Patent: August 16, 2011Assignee: IBIDEN Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same
Patent number: 7888741Abstract: A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion and cohesive strength between the first and third layers of the structure. Additionally, a semiconductor device structure and method for manufacture includes an insulating structure comprising a multitude of dielectric and conductive layers with respective transition bonding layers disposed to enhance interfacial strength among the different layers. Further, an electronic device structure incorporates layers of insulating and conductive materials as intralevel or interlevel dielectrics in a back-end-of-the-line (“BEOL”) wiring structure in which the interfacial strength between different pairs of dielectric films is enhanced by a thin intermediate transition bonding layer.Type: GrantFiled: April 19, 2006Date of Patent: February 15, 2011Assignee: International Business Machines CorporationInventors: Daniel C. Edelstein, Alfred Grill, Vishnubhai V. Patel, Darryl D. Restaino -
Patent number: 7834467Abstract: A layer improves adhesion between interfaces of different components in semiconductor devices. The interface of a first component includes surfaces of a circuit carrier and the interface of a second component includes contact surfaces of a plastic package molding compound. The adhesion-improving layer includes a mixture of polymeric chain molecules and carbon nanotubes.Type: GrantFiled: March 28, 2007Date of Patent: November 16, 2010Assignee: Infineon Technologies AGInventors: Michael Bauer, Alfred Haimerl, Khalil Hosseini, Angela Kessler, Joachim Mahler, Wolfgang Schober
-
Patent number: 7825507Abstract: A method for forming a seal ring is disclosed. First, a substrate including a MEMS region, a logic region and a seal ring region is provided. Second, a trench is formed in the MEMS region and multiple recesses are formed in the seal ring region. An oxide fills the trench and the recesses. Later, a MOS is form in the logic region and a dielectric layer is formed on the substrate. Then, an etching procedure is carried out to partially remove the dielectric layer and simultaneously remove the oxide in the multiple recesses completely to form a seal ring space. Afterwards, a metal fills the seal ring space to from the seal ring.Type: GrantFiled: October 8, 2008Date of Patent: November 2, 2010Assignee: United Microelectronics Corp.Inventor: Chin-Sheng Yang
-
Patent number: 7800241Abstract: A semiconductor device with semiconductor device components embedded in a plastics composition is disclosed. In one embodiment, organosilicon and organometallic compounds are used for producing an adhesion promoter layer. The adhesion promoter layer on the surfaces of the semiconductor device components of a semiconductor device has a microporous morphology and has an average thickness D of between 5 nm?D?300 nm. In this case, the adhesion promoter layer has nanoscale ceramic grains applied wet-chemically.Type: GrantFiled: June 20, 2006Date of Patent: September 21, 2010Assignee: Infineon Technologies AGInventors: Michael Bauer, Thomas Bemmerl, Edward Fuergut
-
Patent number: 7732935Abstract: A wiring board includes a substrate made of an insulation material and wired by a conductive material. A plurality of electrodes is formed on a surface of the substrate. A non-Au electrode not having an Au surface layer and an Au electrode having the Au surface layer are formed as the electrodes.Type: GrantFiled: April 20, 2006Date of Patent: June 8, 2010Assignees: Ricoh Company, Ltd., Ricoh Microelectronics Co., Ltd.Inventor: Eiji Moriyama
-
Patent number: 7709960Abstract: A high tensile stress capping layer on Cu interconnects in order to reduce Cu transport and atomic voiding at the Cu/dielectric interface. The high tensile dielectric film is formed by depositing multiple layers of a thin dielectric material, each layer being under approximately 50 angstroms in thickness. Each dielectric layer is plasma treated prior to depositing each succeeding dielectric layer such that the dielectric cap has an internal tensile stress.Type: GrantFiled: August 6, 2008Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Haining Yang, Keith Kwong Hon Wong
-
Patent number: 7696617Abstract: To prevent or alleviate the occurrence of stress in the junction portion between the semiconductor element and the semiconductor package for mounting the semiconductor element, so that cracks will not occur even when there is mounted a semiconductor element having a low strength. A package for semiconductor devices is formed as a laminate of many layers including a plurality of conducting layers and insulating resin layers that are alternately laminated one upon the other and having, on one surface of the laminate, a portion for mounting a semiconductor element. The whole region or some region(s) of the insulating resin layers of the laminate, including at least the portion for mounting the semiconductor element and the peripheries thereof, are constituted by a prepreg obtained by impregnating a woven fabric of a liquid crystal polymer with an insulating resin.Type: GrantFiled: August 28, 2007Date of Patent: April 13, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kazuhiko Ooi, Tadashi Kodaira, Eisaku Watari, Jyunichi Nakamura, Shunichiro Matsumoto
-
Patent number: 7671382Abstract: A semiconductor device which includes a radiating plate, a wiring patterned layer on the radiating plate via an insulating layer, at least one semiconductor chip mounted on the wiring patterned layer. The semiconductor chip has a surface electrode. The semiconductor device further includes a conductive lead plate electrically connected with the surface electrode of the semiconductor chip, and a resin package of thermoplastic resin having anisotropic linear expansion coefficient varying based upon directions. The resin package covers the wiring patterned layer, the semiconductor chip, the conductive lead plate, and at least a portion of the radiating plate. The conductive lead plate extends in a direction which provides the resin package with the maximum linear expansion coefficient. In the semiconductor device so structured, the warpage of the resin package is reduced both in longitudinal and transverse directions.Type: GrantFiled: August 3, 2006Date of Patent: March 2, 2010Assignee: Mitsubishi Electric CorporationInventors: Shingo Sudo, Tatsuo Ota, Nobutake Taniguchi, Hiroshi Yoshida, Hironori Kashimoto
-
Patent number: 7671453Abstract: A semiconductor device in which chips are resin-molded, including: frames having front and back surfaces and die pads; power chips mounted on the surfaces of the die pads; an insulation resin sheet having a first and a second surfaces which are opposed against each other, the resin sheet being disposed such that the back surfaces of the die pads contact the first surface of the resin sheet; and a mold resin applied on the first surface of the resin sheet so as to seal up the power chips. The thermal conductivity of the resin sheet is larger than that of the mold resin.Type: GrantFiled: September 22, 2004Date of Patent: March 2, 2010Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kenichi Hayashi, Hisashi Kawafuji, Tatsuyuki Takeshita, Nobuhito Funakoshi, Hiroyuki Ozaki, Kazuhiro Tada
-
Patent number: 7641811Abstract: A thermal conducting mixture is provided which is used to make thermal conducting formulations such as a paste having a high thermal conductivity and a relatively low viscosity. The paste is used to provide a thermal conductor connection between an electronic component and a cooling device to increase the heat transfer rate between the component and the device cooling the electronic component. The formulation contains the mixture of thermally conductive particles in various particle size ranges typically dispersed in a non-aqueous dielectric carrier containing an antioxidant and a dispersant with the thermally conductive particles mixture being specially correlated in the mixture by volume % based on particle size range and by particle size ratio of each particle size range. The mixture may be used to make other similar products such as thermal gels, adhesives, slurries and composites, for electronic and cosmetics, pharmaceuticals, automotive, and like products.Type: GrantFiled: August 22, 2008Date of Patent: January 5, 2010Assignee: International Business Machines CorporationInventors: Rajneesh Kumar, Stephen P. Ostrander
-
Patent number: 7633142Abstract: An IC package is disclosed that comprises a core region disposed between upper and lower build-up layer regions. In one embodiment, the core region comprises a low modulus material. In an alternative embodiment the core region comprises a medium modulus material. In an alternative embodiment, the core material is selected based upon considerations such as it modulus, its coefficient of thermal expansion, and/or the resulting total accumulated strain. In an alternative embodiment, boundaries with respect to the softness of the core material are established be considering the reflective density in opposing conductive build-up layers above and below the core region.Type: GrantFiled: October 26, 2007Date of Patent: December 15, 2009Assignee: Intel CorporationInventors: Mitul B. Modi, Patricia A. Brusso, Ruben Cadena, Carolyn R. McCormick, Sankara J. Subramanian
-
Patent number: 7571536Abstract: A method of making capacitive/resistive devices provides both resistive and capacitive functions. The capacitive/resistive devices may be embedded within a layer of a printed wiring board. Embedding the capacitive/resistive devices conserves board surface real estate, and reduces the number of solder connections, thereby increasing reliability.Type: GrantFiled: January 26, 2007Date of Patent: August 11, 2009Assignee: E. I. du Pont de Nemours and CompanyInventor: David Ross McGregor
-
Patent number: 7566584Abstract: A method of manufacture of an electronic substrate, having a process of embedding electronic components in a substrate, and a process of ejecting liquid droplets containing a conductive material, to form a wiring pattern connected to the external connection electrodes of the electronic components embedded in the substrate.Type: GrantFiled: May 2, 2006Date of Patent: July 28, 2009Assignee: Seiko Epson CorporationInventor: Haruki Ito
-
Publication number: 20090174063Abstract: A semiconductor module 10 includes a ceramic substrate having a front surface on which a semiconductor element 12 is mounted and a rear surface on the opposite side of the front surface, a front metal plate 15 joined to the front surface, a rear metal plate 16 joined to the rear surface, and a heat sink 13 joined to the rear metal plate 16. The rear metal plate 16 includes a joint surface 16b that faces the heat sink 13. The joint surface 16b includes a joint area and a non-joint area. The non-joint area includes recesses 18 which extend in the thickness direction of the rear metal plate 16. The joint area of the rear metal plate 16 is in a range from 65% to 85% of the total area of the joint surface 16b on the rear metal plate 16. As a result, excellent heat dissipating performance can be achieved while occurrence of distortion and cracking due to thermal stress is prevented.Type: ApplicationFiled: December 11, 2006Publication date: July 9, 2009Inventors: Yuichi Furukawa, Shinobu Yamauchi, Nobuhiro Wakabayashi, Shintaro Nakagawa, Keiji Toh, Eiji Kono, Kota Otoshi, Katsufumi Tanaka
-
Patent number: 7550365Abstract: An electrical device includes an interconnect and a pair substrates at least one of which includes an integrated circuit, the pair of substrates being bonded together by a bond that includes a structure having multiple widths and a composition that is selected from the group consisting of a graded material and a first material upon a second material.Type: GrantFiled: January 27, 2005Date of Patent: June 23, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Timothy R. Emery, William J. Edwards, Donald W. Schulte
-
Patent number: 7547645Abstract: A method for coating a structure that includes at least one semiconductor chip involves electrostatically depositing coating particles on the areas of the structure to be coated. The coating particles are first applied to a carrier and the latter is electrostatically charged with the coating particles. The structure including at least one semiconductor chip is charged electrostatically to a polarity opposite to the carrier. The carrier and/or the structure are then moved towards one another in the direction of an area of the structure to be coated until the coating particles jump to the areas of the structure to be coated and adhere there. The coating particles are liquefied by heating the area with coating particles to form a coating.Type: GrantFiled: August 16, 2006Date of Patent: June 16, 2009Assignee: Infineon Technologies AGInventors: Michael Bauer, Ludwig Heitzer, Jens Pohl, Peter Strobel, Christian Stuempfl
-
Patent number: 7541200Abstract: The present invention provides methods of repairing damage to low-k dielectric film that is incurred by commonly used processes in IC fabrication. The methods may be integrated into an IC fabrication process flow at various stages. According to various embodiments, the methods of involve performing an IC fabrication process on a wafer on which a low-k film is deposited, and subsequently treating the film with a silylating agent to repair the damage done to the film during the process. Damage repair may be performed after one or more of the damaging process steps.Type: GrantFiled: June 27, 2006Date of Patent: June 2, 2009Assignee: Novellus Systems, Inc.Inventors: Bart J. van Schravendijk, Justin F. Gaynor
-
Publication number: 20090053905Abstract: The invention relates to a method of forming a dielectric layer of a semiconductor memory device. According to an aspect of the invention, the method includes forming a high-k layer over a semiconductor substrate, and performing a plasma treating the high-k layer at a temperature less than the temperature in which the high-k layer would crystallize.Type: ApplicationFiled: June 26, 2008Publication date: February 26, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jae Mun Kim
-
Patent number: 7462294Abstract: A thermal conducting mixture is provided which is used to make thermal conducting formulations such as a paste having a high thermal conductivity and a relatively low viscosity. The paste is used to provide a thermal conductor connection between an electronic component and a cooling device to increase the heat transfer rate between the component and the device cooling the electronic component. The formulation contains the mixture of thermally conductive particles in various particle size ranges typically dispersed in a non-aqueous dielectric carrier containing an antioxidant and a dispersant with the thermally conductive particles mixture being specially correlated in the mixture by volume % based on particle size range and by particle size ratio of each particle size range. The mixture may be used to make other similar products such as thermal gels, adhesives, slurries and composites, for electronic and cosmetics, pharmaceuticals, automotive, and like products.Type: GrantFiled: April 25, 2007Date of Patent: December 9, 2008Assignee: International Business Machines CorporationInventors: Rajneesh Kumar, Steven P Ostrander
-
Patent number: 7442653Abstract: An exemplary manufacturing method of an inter-metal dielectric of a semiconductor device according to an embodiment of the present invention includes forming a first silicon-rich oxide (SRO) layer on a silicon substrate provided with or otherwise having a copper line layer therein, forming a plasma enhanced fluorosilicate glass (PEFSG) layer on the first SRO layer, plasma-treating the PEFSG layer, and forming a second SRO layer on the plasma-treated PEFSG layer. According to the present invention, the thickness of the second SRO layer of the inter-metal dielectric can be reduced. Consequently, process cost can be reduced, and the total thickness of the inter-metal dielectric can be reduced so as to lower the dielectric constant thereof, reduce the aspect ratio of any via holes that are subsequently formed in the inter-metal dielectric, and potentially increase the yield as a result of the reduced via hole aspect ratio.Type: GrantFiled: December 20, 2005Date of Patent: October 28, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Tae-Young Lee
-
Patent number: 7416938Abstract: An integrated thin-film capacitor includes a dielectric disposed between a first electrode and a second electrode. The thin-film capacitor includes a dielectric disposed upon the first electrode, and the dielectric exhibits a substantially uniform heat-altered morphology along a line defined by a characteristic dimension thereof. A computing system is also disclosed that includes the thin-film capacitor.Type: GrantFiled: March 31, 2006Date of Patent: August 26, 2008Assignee: Intel CorporationInventors: Huankiat Seh, Yongki Min
-
Publication number: 20080160780Abstract: A method of forming a charge pattern includes treating a stamp layer with a plasma, applying the treated stamp layer to a surface of a substrate to thereby form a charge pattern on the surface of the substrate, and separating the stamp layer from the surface of the substrate. In one aspect, the method includes depositing nanoparticles on the surface of the substrate. An apparatus made in accordance with the method is also provided.Type: ApplicationFiled: June 19, 2007Publication date: July 3, 2008Inventor: Heiko O. Jacobs
-
Patent number: 7384880Abstract: A method for making a semiconductor device is described. That method comprises converting a hydrophobic surface of a substrate into a hydrophilic surface, and forming a high-k gate dielectric layer on the hydrophilic surface.Type: GrantFiled: October 12, 2004Date of Patent: June 10, 2008Assignee: Intel CorporationInventors: Justin K. Brask, Jack Kavalieros, Mark L. Doczy, Matthew V. Metz, Suman Datta, Robert S. Chau
-
Patent number: 7352061Abstract: An IC package is disclosed that comprises a core region disposed between upper and lower build-up layer regions. In one embodiment, the core region comprises a low modulus material. In an alternative embodiment the core region comprises a medium modulus material. In an alternative embodiment, the core material is selected based upon considerations such as its modulus, its coefficient of thermal expansion, and/or the resulting total accumulated strain. In an alternative embodiment, boundaries with respect to the softness of the core material are established by considering the relative density in opposing conductive build-up layers above and below the core region.Type: GrantFiled: May 20, 2005Date of Patent: April 1, 2008Assignee: Intel CorporationInventors: Mitul B. Modi, Patricia A. Brusso, Ruben Cadena, Carolyn R. McCormick, Sankara J. Subramanian
-
Patent number: 7352065Abstract: A method for fabricating a semiconductor device having a plurality of layers, depositing a first layer comprising a medium-k dielectric barrier layer on one of the plurality of layers, depositing a second layer comprising a low-k dielectric layer on the first layer, and depositing a third layer comprising a medium-k dielectric barrier on the second layer.Type: GrantFiled: September 9, 2005Date of Patent: April 1, 2008Assignee: Nanodynamics, Inc.Inventor: Benjamin F. Dorfman
-
Patent number: 7323424Abstract: The invention includes semiconductor constructions comprising dielectric materials which contain cerium oxide and titanium oxide. The dielectric materials can contain a homogeneous distribution of cerium oxide and titanium oxide, and/or can contain a laminate of cerium oxide and titanium oxide. The dielectric materials can be incorporated into any suitable semiconductor devices, including, for example, capacitor devices, transistor devices, and flash memory devices. The invention also includes methods of utilizing atomic layer deposition to form laminates of cerium oxide and titanium oxide.Type: GrantFiled: June 29, 2004Date of Patent: January 29, 2008Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7323423Abstract: A buffer layer and a high-k metal oxide dielectric may be formed over a smooth silicon substrate. The substrate smoothness may reduce column growth of the high-k metal oxide gate dielectric. The surface of the substrate may be saturated with hydroxyl terminations prior to deposition.Type: GrantFiled: June 30, 2004Date of Patent: January 29, 2008Assignee: Intel CorporationInventors: Justin K. Brask, Jack Kavalieros, Mark L. Doczy, Matthew V. Metz, Suman Datta, Uday Shah, Gilbert Dewey, Robert S. Chau
-
Patent number: 7287320Abstract: A method for programming a routing layout design through one via layer includes forming a plurality of metal traces on a first routing layer and a second routing layer, and positioning a plurality of vias within a via layer disposed between the first and second routing layers for connecting the metal traces on the first and second routing layers according to a first current route defined by a predetermined circuit layout design to connect a first node and a second node so as to establish a second current route equivalent to the first current route.Type: GrantFiled: March 25, 2004Date of Patent: October 30, 2007Assignee: Faraday Technology Corp.Inventors: Hsin-Shih Wang, Shang-Jyh Shieh, Ming-Hsin Ku