Auxiliary Members In Encapsulations (epo) Patents (Class 257/E23.092)
-
Patent number: 8058736Abstract: The present invention provides a semiconductor device including: a semiconductor chip mounted on a substrate; a heat spreader provided above the semiconductor chip; and a sealing resin interposed between the semiconductor chip and the heat spreader and covering the semiconductor chip. The heat spreader is not in contact with any of the substrate and the semiconductor chip, and has an opening.Type: GrantFiled: June 8, 2007Date of Patent: November 15, 2011Assignee: Renesas Electronics CorporationInventors: Masahiro Koike, Kenichi Kurihara
-
Patent number: 8048690Abstract: A pressure-sensitive adhesive sheet according to the present invention is a pressure-sensitive adhesive sheet in which a pressure-sensitive adhesive layer is provided on a base film, in which the base film contains conductive fibers, and in which an electrically conductive path is formed between the pressure-sensitive adhesive layer and the base film. With this structure, an electrical continuity test can be performed even in a condition where a semiconductor wafer or a semiconductor chip formed by dicing the semiconductor wafer is applied, and deformation (warping) and damage of the semiconductor wafer and generation of flaws and scratches on the backside can be prevented in the test.Type: GrantFiled: October 9, 2008Date of Patent: November 1, 2011Assignee: Nitto Denko CorporationInventors: Yoshio Terada, Fumiteru Asai, Hirokuni Hashimoto
-
Patent number: 8048714Abstract: A semiconductor device mountable to a substrate includes a semiconductor die and an electrically conductive attachment region having a first attachment surface and a second attachment surface. The first attachment surface is arranged for electrical communication with the semiconductor die. A housing at least in part encloses the semiconductor die and the interlayer material. The housing has a recess disposed through the second attachment surface of the electrically conductive attachment region. A dielectric, thermally conductive interlayer material is located in the recess and secured to the housing. A metallic plate is located in the recess and secured to the interlayer material.Type: GrantFiled: July 9, 2007Date of Patent: November 1, 2011Assignee: Vishay General Semiconductor LLCInventors: Ta-Te Chou, Xiong-Jie Zhang, Xian Li, Hai Fu, Yong-Qi Tian
-
Patent number: 8026618Abstract: A semiconductor device includes a plastic housing and a semiconductor chip, wherein the semiconductor chip includes an active top side and a rear side. An interposer is arranged on the active top side of the semiconductor chip. At least a portion of the interposer is embedded into the plastic housing, while the top side of the interposer forms the top side of the semiconductor device. A top side fitting shape is arranged on the top side of the interposer, where the top side fitting shape has a predetermined radius of curvature that is free of plastic housing composition, and the top side fitting shape has a convex or concave lens-shaped sphere segment shape.Type: GrantFiled: June 8, 2007Date of Patent: September 27, 2011Assignee: Infineon Technologies AGInventors: Erich Syri, Gerold Gruendler, Juergen Hoegerl, Thomas Killer, Volker Strutz
-
Patent number: 8018072Abstract: A semiconductor device has a substrate. A die is attached to a first surface of the substrate. A heat sink is provided having an approximately planer member and support members extending from the planer member. The support members are attached to the first surface of the substrate to form a cavity over the die with the planer member positioned above the die. An encapsulant is provided for encapsulating the device, wherein an exterior surface of the planer member is exposed. A non-tapered opening is formed in the planer member. The encapsulant is injected through the opening to encapsulate the cavity and the encapsulant will partially fill the non-tapered opening.Type: GrantFiled: December 23, 2008Date of Patent: September 13, 2011Assignee: Amkor Technology, Inc.Inventors: Jeffrey A. Miks, Jui Min Lim
-
Patent number: 7982307Abstract: An assembly comprises a stiffener, a circuit substrate and an IC chip. The stiffener has a surface with a first region and a second region. The circuit substrate covers at least a portion of the first region of the stiffener, while the IC chip overlies at least a portion of each of the first and second regions of the stiffener. The assembly further comprises a signal solder bump and a thermally conductive feature. The signal solder bump contacts the IC chip and the circuit substrate. The thermally conductive feature is disposed between, and is metallurgically bonded to, the integrated circuit chip and the second region of the stiffener. The thermally conductive feature provides an efficient thermal conductivity pathway between the IC chip and the stiffener.Type: GrantFiled: November 22, 2006Date of Patent: July 19, 2011Assignee: Agere Systems Inc.Inventors: Ahmed Amin, David L. Crouthamel, John W. Osenbach, Thomas H. Shilling, Brian T. Vaccaro
-
Patent number: 7939921Abstract: A leadframe including a chip supporting plate, a lead forming plate, and solder points is provided. A notch is formed on an edge of the chip supporting plate. The thickness of the lead forming plate is less than the thickness of the chip supporting plate. The lead forming plate has a main body, inner leads, and a connecting rod. The inner leads and the connecting rod are extended from an edge of the main body. The connecting rod has an end portion fitting the notch. The solder points are located at the boundary between the end portion and the notch for structurally connecting the connecting rod and the chip supporting plate.Type: GrantFiled: August 28, 2009Date of Patent: May 10, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Sheng-Tsung Liu
-
Patent number: 7902648Abstract: An interposer includes a substrate, a conductive structure configured to contact the back side of a semiconductor device and contact pads. The interposer may include first and second sets of contact pads carried by the substrate. The interposer may also include conductive traces carried by the substrate to electrically connect corresponding contact pads of the first and second sets. The receptacles, which may be formed in a surface of the substrate and expose contacts of the second set, may be configured to at least partially receive conductive structures that are secured to the contact pads of the second set. Thus, the interposer may be useful in providing semiconductor device assemblies and packages of reduced height or profile. Such assemblies and packages are also described, as are multi-chip modules including such assemblies or packages.Type: GrantFiled: April 6, 2006Date of Patent: March 8, 2011Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 7786591Abstract: A cavity or die down ball grid array package includes an interposer substrate structure attached to the die. In an example, the interposer substrate reduces the interconnect length from a board to which the package mounts to power and ground pads on a top layer of the semiconductor or integrated circuit (IC) die. In this example, the interposer substrate also removes the requirement that power and ground pads be located on a periphery of the die. Power and ground pads can be located in an interior region on a top metal layer where they can be interconnected to the interposer substrate using electrically conductive bumps or wire bond(s).Type: GrantFiled: September 29, 2004Date of Patent: August 31, 2010Assignee: Broadcom CorporationInventors: Reza-ur Rahman Khan, Sam Ziqun Zhao
-
Patent number: 7781900Abstract: One aspect of the invention relates to a semiconductor device including a housing and a semiconductor chip partly embedded in a plastic housing composition. Another aspect relates to a method for producing the same. The plastic housing composition has at least one host component having a softening temperature and an incorporated component having a phase change temperature. In this case, the softening temperature of the host component is greater than the phase change temperature of the incorporated component.Type: GrantFiled: June 9, 2005Date of Patent: August 24, 2010Assignee: Infineon Technologies AGInventors: Manuel Carmona, Anton Legen, Ingo Wennemuth
-
Patent number: 7768107Abstract: A semiconductor component includes at least one semiconductor chip arranged on a mounting substrate and connected thereto via bonding wires. For effective dissipation of heat, a solderable interlayer is arranged on the active upper side of the semiconductor chip and a heat sink is soldered onto the solderable interlayer. A method is also described for producing a semiconductor component with a solderable interlayer disposed on an active upper side of a semiconductor chip and with a heat sink soldered to the solderable interlayer.Type: GrantFiled: November 13, 2006Date of Patent: August 3, 2010Assignee: Infineon Technologies AGInventors: Michael Bauer, Alfred Haimerl, Angela Kessler, Joachim Mahler, Wolfgang Schober
-
Patent number: 7763959Abstract: A heat slug is provided for a package structure, including a main body and a plurality of protrusions. The main body has a surface in which at least one ditch is defined. Each protrusion is connected to and extends from the main body and has a surface in which a plurality of dimples is defined.Type: GrantFiled: August 7, 2007Date of Patent: July 27, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-cheng Liu, Jun-cheng Liu, Hsin-hao Chen, Chi-ming Chen
-
Patent number: 7745930Abstract: A semiconductor device package includes a substrate with one or more pads and at least one semiconductor device that has one or more of its electrodes electrically connected to the substrate pads. The package also includes one or more terminals in electrical connection with the substrate pads and that provide for external connection to the device.Type: GrantFiled: April 24, 2006Date of Patent: June 29, 2010Assignee: International Rectifier CorporationInventors: Norman Glyn Connah, Mark Pavier, Phillip Adamson, Hazel D Schofield
-
Patent number: 7739791Abstract: A method of producing an overmolded electronic assembly including a circuit board and a flexible circuit interconnect by fixturing the assembly in a mold cavity such that a portion of the flexible circuit protrudes from the mold, and providing a compressible elastomeric interface between the mold and the flexible circuit to seal off the mold cavity and protect the flexible circuit from damage due to the clamping force of the mold. The portion of the flexible circuit within the mold cavity is pre-coated with a material that ensures good adhesion with the molding compound, and a heat exchanger thermally coupled to the portion of the flexible circuit that protrudes from the mold protects the flexible circuit from damage due to thermal conduction from the mold and mold compound.Type: GrantFiled: October 26, 2007Date of Patent: June 22, 2010Assignee: Delphi Technologies, Inc.Inventors: Scott D. Brandenburg, David A Laudick, Gary E. Oberlin
-
Patent number: 7701045Abstract: The point-to-point interconnection system for stacked devices includes a device, a substrate, operational circuitry, at least three electrical contacts and a conductor. The substrate has opposing first and second surfaces. A first electrical contact is mechanically coupled to the first surface of the device and electrically coupled to the operational circuitry. The second electrical contact is mechanically coupled to the first surface. The third electrical contact is mechanically coupled to the second surface opposite the first electrical contact. The conductor electrically couples the second electrical contact to the third electrical contact.Type: GrantFiled: April 11, 2006Date of Patent: April 20, 2010Assignee: Rambus Inc.Inventors: Frederick A. Ware, Ely K. Tsern, Ian P. Shaeffer
-
Patent number: 7682878Abstract: An assembly for a circuit board includes a substrate, at least one circuit component formed on the substrate, and a frame. The frame comprises a first substantially planar surface attached to the substrate, and a hole formed through the frame and defined by a wall that surrounds the at least one circuit component. A method of manufacturing the circuit board includes the step of attaching the substantially planar surface of the frame to the substrate in an arrangement in which the at least one circuit component is surrounded by a wall that defines the hole.Type: GrantFiled: October 23, 2007Date of Patent: March 23, 2010Assignee: Medtronic, Inc.Inventors: David A. Ruben, Scott B. Sleeper, Peter C. Tortorici
-
Patent number: 7675170Abstract: A removable wafer expander for die bonding equipment for a singularized wafer supported by a flexible sticky substrate, the removable wafer expander provided with a first ring member to be coupled with a second ring member for remote expansion of the flexible sticky substrate therebetween before the mounting of the wafer expander onto the die bonding equipment.Type: GrantFiled: August 3, 2007Date of Patent: March 9, 2010Assignee: STMicroelectronics LtdInventor: Kevin Formosa
-
Patent number: 7622804Abstract: Provided is a semiconductor device including a semiconductor chip, a film (first film) which is provided so as to cover an active region with a peripheral portion of the semiconductor chip being uncovered, and is made of a dielectric material having a low dielectric constant, and a package molding resin (sealing resin) provided so as to cover the semiconductor chip and the film. As a result, deterioration in contact property with the sealing resin is suppressed and a high frequency characteristic can be enhanced.Type: GrantFiled: September 25, 2007Date of Patent: November 24, 2009Assignee: NEC Electronics CorporationInventor: Koichi Hasegawa
-
Patent number: 7582964Abstract: A semiconductor package for power transistors and the like has a heat sink flange with at least one die mounted thereon, a non-ceramic based window frame mounted thereon adjacent the die, and a plurality of leads mounted on the window frame and electrically coupled to the die by wire bonds. The non-ceramic based window frame is thermally matched to copper or other highly conductive material typically used for the flange, to facilitate assembly of the semiconductor package at high temperatures. The non-ceramic based window frame is flexible and is thermally matched to the highly conductive flange so as to expand and contract at a rate similar to the flange to prevent failure during assembly of the semiconductor package. The non-ceramic based material of the window frame includes a matrix of principally organic material, such as polytetrafluorethylene, filled with fibers which may be glass fibers or ceramic fibers.Type: GrantFiled: November 19, 2007Date of Patent: September 1, 2009Assignee: Kyocera America, Inc.Inventors: Jeffrey Venegas, Paul Garland, Joshua Lobsinger, Linda Luu
-
Patent number: 7544542Abstract: Various method and apparatus for packaging an integrated circuit are provided. In one aspect, a method of packaging an integrated circuit is provided that includes coupling an integrated circuit to a substrate, mixing an adhesive with a plurality of particles, and coupling a lid to the substrate with the adhesive. At least a portion of the plurality of particles in the adhesive oppose compressive force from the lid to restrict rotation of the lid relative to the substrate.Type: GrantFiled: August 7, 2006Date of Patent: June 9, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Seah Sun Too, Raj N. Master, Jacquana Diep, Mohammad Khan
-
Patent number: 7521780Abstract: An integrated circuit package system is provided providing an integrated circuit die, and enclosing the integrated circuit die in a heat dissipation enclosure comprises mounting the integrated circuit die on a die paddle attaching a heat block ring to the die paddle around the integrated circuit die, and attaching a heat slug on the heat block ring over the integrated circuit die.Type: GrantFiled: February 14, 2006Date of Patent: April 21, 2009Assignee: Stats Chippac Ltd.Inventors: Taeho Kim, Tae Keun Lee
-
Patent number: 7514774Abstract: A stacked multi-chip package with an EMI shielded component has first and second substrates mounted together by a grid array of metallic connecting nodes, such as a solder Ball Grid Array. Each substrate has a conductive plane associated with it. An electronic component is mounted between the first and second substrates and is surrounded by a group of the metallic connecting nodes that are also electrically connected to the conductive planes of both substrates to form a conductive Faraday cage about the component.Type: GrantFiled: September 15, 2006Date of Patent: April 7, 2009Assignee: Hong Kong Applied Science Technology Research Institute Company LimitedInventors: Lap Wai Leung, Yu-Chih Chen, Man-Lung Sham, Chang-Hwa Chung
-
Patent number: 7511365Abstract: A thermal enhanced low profile package structure and a method for fabricating the same are provided. The package structure typically includes a metallization layer with an electronic component thereon which is between two provided dielectric layers. The metallization layer as well as the electronic component is embedded and packaged while the substrates are laminated via a lamination process. The fabricated package structure performs not only a superior electric performance, but also an excellent enhancement in thermal dissipation.Type: GrantFiled: December 13, 2005Date of Patent: March 31, 2009Assignee: Industrial Technology Research InstituteInventors: Enboa Wu, Shou-Lung Chen
-
Patent number: 7489025Abstract: A semiconductor package includes an SOI wafer having a first side including an integrated circuit system, and a second side, opposite the first side, forming at least one cavity. At least one chip or component is placed in the cavity. An optical through via is formed through a buried oxide which optically connects the chip(s) to the integrated circuit system.Type: GrantFiled: January 4, 2006Date of Patent: February 10, 2009Assignee: International Business Machines CorporationInventors: Howard Hao Chen, Louis Lu-Chen Hsu
-
Patent number: 7482699Abstract: The present invention can supply power for each circuit section by separating and connecting bus-bar (21d) for each circuit section inside the semiconductor chip (22), and, in addition, can increase the number of pads (22a) for power supply or can use the lead (21a) conventionally used for power supply for signals by further making the best of the characteristics that enable the connection to bus-bar (21d) irrespective of the inner lead (21b) pitch, by making the pitch of the pad (22a) smaller than the pitch of the inner lead (21b), or by forming the pad (22a) in a zigzag arrangement.Type: GrantFiled: May 16, 2003Date of Patent: January 27, 2009Assignee: Renesas Technology Corp.Inventors: Toshio Sasaki, Fujio Ito, Hiromichi Suzuki
-
Patent number: 7397113Abstract: A semiconductor device includes: a semiconductor element; a die pad with the semiconductor element mounted thereon; a plurality of electrode terminals each having a connecting portion electrically connected with the semiconductor element; and a sealing resin for sealing the semiconductor element, the die pad and the electrode terminals so that a surface of each electrode terminal on an opposite side from a surface having the connecting portion is exposed as an external terminal surface. A recess having a planar shape of a circle is formed on the surface of each electrode terminal with the connecting portion, and the recess is arranged between an end portion of the electrode terminal exposed from an outer edge side face of the sealing resin and the connecting portion. While a function of the configuration for suppressing the peeling between the electrode terminal and the sealing resin can be maintained by mitigating an external force applied to the electrode terminal, the semiconductor device can be downsized.Type: GrantFiled: June 26, 2006Date of Patent: July 8, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Itou, Noboru Takeuchi, Shigetoyo Kawakami, Toshiyuki Fukuda
-
Patent number: 7361983Abstract: In a semiconductor device (1), semiconductor elements (2) and (3) are mounted on a lead frame (5) having leads (4). The semiconductor elements (2) and (3) are connected with the leads (4) by metallic wires (6) and (7). The semiconductor device (1) also has a heat sink (8). The members (2) to (8) are sealed with a plastic package (10). The leads (4) are exposed outward. Each of the end leads (4a) to (4d) has a wide first lead portion, a narrow second lead portion, a third lead portion to be inserted into an external substrate, and a protruding gap-controlling portion (9) for keeping the gap between the semiconductor device (1) and the external substrate constant. Because the heat resistance from the leads (4) to the plastic package (10) increases, the temperature-rise property of the lead is improved so that the solderability is improved.Type: GrantFiled: July 24, 2003Date of Patent: April 22, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Kenichi Hayashi, Hisashi Kawafuji, Junichi Murai, Goro Izuta
-
Patent number: 7323769Abstract: An integrated circuit package is disclosed. The package comprises a plurality of leads, each lead having a first face and a second face opposite to the first face. The package also comprises a die pad having a first face and a second face opposite to the first face. The second face of the die pad is orthogonally offset from the second face of the leads so that the second face of the die pad and the second face of the leads are not coplanar. The package also comprises an integrated circuit chip substantially laterally disposed between the plurality of leads, and having a first face and a second face opposite to the first face. The first face of the integrated circuit chip is proximate to the second face of the die pad and the first face of the integrated circuit chip is coupled to the second face of the die pad. The package further comprises a plurality of wires that link the plurality of leads to the integrated circuit chip.Type: GrantFiled: May 8, 2006Date of Patent: January 29, 2008Assignee: United Test and Assembly Center Ltd.Inventors: Hien Boon Tan, Anthony Yi Sheng Sun, Francis Koon Seong Poh
-
Patent number: 7319051Abstract: A thermally enhanced wirebond BGA package having a laminate substrate, an IC device mounted on the substrate, and a metal cap defining a cavity inside the package between the IC device and the metal cap. A substantial portion of the cavity is filled with a thermally enhanced epoxy encapsulant establishing a thermal conduction path between the IC device and the metal cap. The BGA package may be further enhanced by bonding a metal heat slug on the laminate substrate and mounting the IC device on the slug.Type: GrantFiled: March 8, 2005Date of Patent: January 15, 2008Assignee: Altera CorporationInventors: Eng C. Cheah, Donald S. Fritz
-
Patent number: 7315077Abstract: Provided are a molded leadless package, and a sawing type molded leadless package and method of manufacturing same. The molded leadless package includes a lead frame pad having first and second surfaces opposite to each other. A semiconductor chip is adhered to the first surface of the lead frame pad. A lead is electrically coupled to the semiconductor chip. A molding material covers the lead frame pad, the semiconductor chip, and the lead and exposes a portion of the lead and a portion of the second surface of the lead frame pad. A step difference is formed between a surface of the molding material covering the second surface of the lead frame pad and the second surface of the lead frame pad itself. The sawing type molded leadless package includes a short-circuit preventing member that is post-shaped or convex, and protruding from the lower surface of the die pad.Type: GrantFiled: November 12, 2004Date of Patent: January 1, 2008Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Yoon-hwa Choi, Shi-baek Nam, O-seob Jeon, Rajeev Dinkar Joshi, Maria Cristina B. Estacio
-
Publication number: 20070292990Abstract: A semiconductor multi-package module having stacked lower and upper packages, each package including a die attached to a substrate, in which the upper and lower substrates are interconnected by wire bonding. Also, a method for making a semiconductor multi-package module, by providing a lower molded package including a lower substrate and a die, affixing an upper molded package including an upper substrate onto the upper surface of the lower package, and forming z-interconnects between the upper and lower substrates.Type: ApplicationFiled: August 31, 2007Publication date: December 20, 2007Inventor: Marcos Karnezos
-
Patent number: 7298046Abstract: A semiconductor package for power transistors and the like has a heat sink flange with at least one die mounted thereon, a non-ceramic based window frame mounted thereon adjacent the die, and a plurality of leads mounted on the window frame and electrically coupled to the die by wire bonds. The non-ceramic based window frame is thermally matched to copper or other highly conductive material typically used for the flange, to facilitate assembly of the semiconductor package at high temperatures. The non-ceramic based window frame is flexible and is thermally matched to the highly conductive flange so as to expand and contract at a rate similar to the flange to prevent failure during assembly of the semiconductor package. The non-ceramic based material of the window frame includes a matrix of principally organic material, such as polytetrafluoroethylene, filled with fibers which may be glass fibers or ceramic fibers.Type: GrantFiled: January 10, 2003Date of Patent: November 20, 2007Assignee: Kyocera America, Inc.Inventors: Jeffrey Venegas, Paul Garland, Joshua Lobsinger, Linda Luu
-
Patent number: 7294530Abstract: A device, such as an integrated circuit or an electronic circuit component is affixed to a substrate. A first encapsulation structure encases a first integrated circuit and has at least one groove formed therein. An adhesive partially fills the groove in the first encapsulation structure. A second integrated circuit is affixed to the first encapsulation structure by use of the adhesive in the groove. A second encapsulation structure at least partially encases the first encapsulation structure, the first integrated circuit, and the second integrated circuit.Type: GrantFiled: August 26, 2005Date of Patent: November 13, 2007Assignee: STMicroelectronics, Inc.Inventor: Tiao Zhou
-
Patent number: 7288847Abstract: An assembly for a circuit board includes a substrate, at least one circuit component formed on the substrate, and a frame. The frame comprises a first substantially planar surface attached to the substrate, and a hole formed through the frame and defined by a wall that surrounds the at least one circuit component. A method of manufacturing the circuit board includes the step of attaching the substantially planar surface of the frame to the substrate in an arrangement in which the at least one circuit component is surrounded by a wall that defines the hole.Type: GrantFiled: January 25, 2005Date of Patent: October 30, 2007Assignee: Medtronic, Inc.Inventors: David A. Ruben, Scott B. Sleeper, Peter C. Tortorici
-
Publication number: 20070238205Abstract: A method and apparatus are provided for manufacturing a lead frame based, over-molded semiconductor package (7) with an exposed pad or power die flag (70) having multiple integrated THT heat spreader pins (71) configured for insertion into one or more vias (77) formed in a printed circuit board (78). The through hole heat spreader pins (71) may be formed as an integral part of the exposed pad (52) or may be solidly connected with the exposed pad (62).Type: ApplicationFiled: April 6, 2006Publication date: October 11, 2007Inventors: Robert Bauer, Anton Kolbeck
-
Patent number: 7276803Abstract: Semiconductor components having a semiconductor body which includes a semiconductor base surface have to be sealed with a molding compound in order to protect against moisture or heat. Mechanical interlocking of the molding compound to the semiconductor base surface is achieved by means of at least one interlocking structure. This may be either a horizontal interlocking structure for mechanically interlocking the molding compound to the semiconductor base surface in the direction which is horizontal with respect to the semiconductor base surface and/or a vertical interlocking structure for mechanically interlocking the molding compound to the semiconductor base surface in the direction which is vertical with respect to the semiconductor base surface.Type: GrantFiled: September 29, 2004Date of Patent: October 2, 2007Assignee: Infineon Technologies AGInventors: Matthias Stecher, Renate Hofmann, Joerg Busch
-
Patent number: 7247951Abstract: A chip carrier comprising a laminated layer and an oxidation protection layer is provided. The oxidation protection layer is a non-electrolytic metallic coating or an organic oxidation protection film on the surface of bonding finger pads or other contacts formed by deploying a simple, fast film-coating technique. Therefore, there is no need to plate a Ni/Au layer on the bonding pads or contacts using expensive electroplating equipment for preventing oxidation and there is no need to fabricate plating lines on the chip carrier or reserve space for laying out the plating lines. Thus, the cost for fabricating the chip carrier is reduced, the effective area of the chip carrier is increased and the electrical performance of the chip carrier is improved.Type: GrantFiled: December 23, 2004Date of Patent: July 24, 2007Assignee: VIA Technologies, Inc.Inventors: Kwun-Yao Ho, Moriss Kung
-
Patent number: 7235871Abstract: An assembly of microelectronic devices and method for forming an assembly of microelectronic devices. In one embodiment, the method includes positioning a first packaged microelectronic device adjacent to a support member having support member circuitry, with the first packaged microelectronic device having a first microelectronic die at least partially encased in a first encapsulant to define a first package configuration. The method can further include electrically connecting the first packaged microelectronic device to a first portion of the support member circuitry and positioning at least proximate to the first packaged microelectronic device a second packaged microelectronic device having a second microelectronic die at least partially encased in a second encapsulant to define a second package configuration different than the first package configuration. The first packaged microelectronic device can be positioned between the support member and the second packaged microelectronic device.Type: GrantFiled: July 15, 2003Date of Patent: June 26, 2007Assignee: Micron Technology, Inc.Inventor: David J. Corisis
-
Publication number: 20070114677Abstract: A semiconductor package may include a heat sink. The heat sink may be disposed above and spaced apart from a substrate, which may support a semiconductor chip. The heat sink may have a hole. A liquid molding compound may be provided through the hole of the heat sink to form an encapsulant. The encapsulant may seal the semiconductor chip, leaving an upper portion of the heat sink exposed. A tape supporting the heat sink may be provided on the substrate. The tape may be removed after the encapsulant is provided.Type: ApplicationFiled: May 16, 2006Publication date: May 24, 2007Inventors: Heung-Kyu Kwon, Tae-Hun Kim, Sung-Yong Park
-
Publication number: 20070096301Abstract: The invention relates to a semiconductor device (10) comprising an electrically conductive bottom plate (1) on an upper side of which a semiconductor element (2) is positioned with a first connection region and a second connection region and with a first conductor and a second conductor, part of which is connected to, respectively, the first and the second connection region of the semiconductor element (2), the semiconductor element (2) and the parts of the conductors connected to the semiconductor element (2) being provided with an electrically insulating resin encapsulation (4) that covers a side face of the bottom plate (1), and the side face of the bottom plate (1) being provided, at the bottom face of the bottom plate (1), with a cavity (5) which is filled with a part of the encapsulation (4). According to the invention, the cavity (5), viewed in a direction transverse and perpendicular to the edge of the bottom plate (1), has the form of a staircase with to steps.Type: ApplicationFiled: September 18, 2003Publication date: May 3, 2007Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventor: Jozeph Peter Hoefsmit
-
Patent number: 7196403Abstract: A semiconductor package with heat spreader is disclosed. In one embodiment, the semiconductor package comprises a device carrier having a plurality of contact areas and a semiconductor die having a plurality of die pads of an active surface, the semiconductor die being mounted on the device carrier. Connection means to electrically connect the die pads to the contact areas and a heat spreading means mounted on the active surface of the die are provided. The heat spreading means includes an upper plate and a foot ring which protrudes from a bottom surface of the upper plate and which is positioned between the die pads on the active surface such that a cavity is formed between the heat spreading means and the active surface. The cavity is filled with an adhering means interconnecting the heat spreading means and the active surface.Type: GrantFiled: October 12, 2004Date of Patent: March 27, 2007Assignee: Infineon Technologies AGInventor: Abdul Hamid Karim
-
Patent number: 7138707Abstract: A semiconductor package comprising a semiconductor die which has opposed first and second surfaces and at least first and second bond pads disposed on the second surface thereof. In addition to the semiconductor die, the semiconductor package includes at least one lead having opposed first and second surfaces, the first surface of the lead being electrically connected to the first bond pad. Also included in the semiconductor package is at least one conductive post having opposed first and second surfaces, the first surface of the conductive post being electrically connected to the second bond pad. A package body at least partially encapsulates the semiconductor die, the lead, and the conductive post such that the second surface of the lead and the second surface of the conductive post are exposed in a common exterior surface of the package body.Type: GrantFiled: October 21, 2003Date of Patent: November 21, 2006Assignee: Amkor Technology, Inc.Inventors: Seung Ju Lee, Won Chul Do, Kwang Eung Lee
-
Patent number: 7138723Abstract: A semiconductor chip is secured in a state deformed into a substantially cylinder shape by a coating material formed on its surface. The deformed semiconductor chip is flip-chip connected to an interposer and sealed with sealing resin onto the interposer. Solder balls are provided, as external terminals, on the other side of the interposer.Type: GrantFiled: December 8, 2004Date of Patent: November 21, 2006Assignee: Fujitsu LimitedInventors: Kazuyuki Aiba, Akira Takashima, Kaname Ozawa, Tetsuya Hiraoka, Takaaki Suzuki, Yasurou Matsuzaki
-
Patent number: 7132733Abstract: A semiconductor device includes: a semiconductor element; a die pad with the semiconductor element mounted thereon; a plurality of electrode terminals each having a connecting portion electrically connected with the semiconductor element; and a sealing resin for sealing the semiconductor element, the die pad and the electrode terminals so that a surface of each electrode terminal on an opposite side from a surface having the connecting portion is exposed as an external terminal surface. A recess having a planar shape of a circle is formed on the surface of each electrode terminal with the connecting portion, and the recess is arranged between an end portion of the electrode terminal exposed from an outer edge side face of the sealing resin and the connecting portion. While a function of the configuration for suppressing the peeling between the electrode terminal and the sealing resin can be maintained by mitigating an external force applied to the electrode terminal, the semiconductor device can be downsized.Type: GrantFiled: November 24, 2004Date of Patent: November 7, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kenichi Itou, Noboru Takeuchi, Shigetoyo Kawakami, Toshiyuki Fukuda