Protection Against Radiation, E.g., Light, Electromagnetic Waves (epo) Patents (Class 257/E23.114)
-
Publication number: 20130105952Abstract: One or more embodiments are directed to encapsulating structure comprising: a substrate having a first surface and housing at least one conductive pad, which extends facing the first surface and is configured for being electrically coupled to a conduction terminal at a reference voltage; a cover member, set at a distance from and facing the first surface of the substrate; and housing walls, which extend between the substrate and the cover member. The substrate, the cover member, and the housing walls define a cavity, which is internal to the encapsulating structure and houses the conductive pad. Moreover present inside the cavity is at least one electrically conductive structure, which extends between, and in electrical contact with, the cover member and the conductive pad for connecting the cover member electrically to the conduction terminal.Type: ApplicationFiled: October 24, 2012Publication date: May 2, 2013Applicant: STMicroelectronics S.r.l.Inventor: STMicroelectronics S.r.l.
-
Publication number: 20130105951Abstract: A block power switch may be embedded with electrostatic discharge (ESD) protection circuitry. A transistor portion of the block power switch may he allocated to act as part of ESD protection circuitry and may be combined with an RC clamp to provide ESD protection. Adaptive body biasing (ABB) may be applied to the block power switch to reduce on-chip area and decrease leakage current of the block power switch.Type: ApplicationFiled: November 1, 2011Publication date: May 2, 2013Applicant: QUALCOMM IncorporatedInventors: Mikhail Popovich, Yuan-cheng Pan, Boris Andreev, Junmou Zhang, Reza Jalilizeinali
-
Publication number: 20130093067Abstract: An embodiment of a method of forming an on-chip RE shield on an integrated circuit chip in accordance with the present disclosure includes providing a wafer level integrated circuit component wafer having a front side and a back side before singulation; applying a resin metal layer on a back side of the wafer; and then separating the wafer into discrete RF shielded components. It is this resin metal layer on the back side that acts effectively as the RF shield, after singulation, i.e. separation of the wafer, into discrete RF shielded components.Type: ApplicationFiled: October 9, 2012Publication date: April 18, 2013Applicant: FLIPCHIP INTERNATIONAL, LLCInventor: FLIPCHIP INTERNATIONAL, LLC
-
Patent number: 8421183Abstract: A structure includes a substrate comprising a region having a circuit or device which is sensitive to electrical noise. Additionally, the structure includes a first isolation structure extending through an entire thickness of the substrate and surrounding the region and a second isolation structure extending through the entire thickness of the substrate and surrounding the region.Type: GrantFiled: January 28, 2011Date of Patent: April 16, 2013Assignee: International Business Machines CorporationInventors: Hanyi Ding, Kai D. Feng, Zhong-Xiang He, Xuefeng Liu
-
Publication number: 20130087896Abstract: A stacking-type semiconductor package structure includes a first package body, multiple first connecting conductors, a second package body, multiple second connecting conductors, an electronic function module, and multiple third connecting conductors. The first connecting conductors are disposed on a lower surface of the first package body and connected electrically to the first package body. The second package body and the electronic function module are disposed on an upper surface of the first package body. The second connecting conductors are connected electrically between the first package body and the second package body, and the third connecting conductors are connected electrically between the first package body and the electronic function module. The second package body has an electronic function different from that of the electronic function module.Type: ApplicationFiled: December 20, 2011Publication date: April 11, 2013Inventor: Ju-Tsung CHOU
-
Publication number: 20130087895Abstract: A semiconductor device is disclosed including an electromagnetic radiation shield. The device may include a substrate having a shield ring defined in a conductance pattern on a surface of the substrate. One or more semiconductor die may be affixed and electrically coupled to the substrate. The one or more semiconductor die may then be encapsulated in molding compound. Thereafter, a metal may be plated around the molding compound and onto the shield ring to form an EMI/RFI shield for the device.Type: ApplicationFiled: October 5, 2011Publication date: April 11, 2013Inventors: Suresh Kumar Upadhyayula, Hem Takiar, Chih-Chin Liao
-
Patent number: 8415774Abstract: A protected electrical device having at least one electrical sub-assembly (1) to be protected comprises on at least one (11) of upper and lower surfaces (11, 12), at least a screening layer (2) against the electromagnetic (EM) and radiofrequency (RF) fields emitted by the electrical sub-assembly (1). The screening layer (2) comprises at least a first layer made of soft magnetic material with a high relative permeability (µr) larger than 500. The screening layer (2) is placed on substantially the whole surface of said at least one (11) of the upper and lower surfaces (11, 12), except on predetermined regions (1a) of limited area, the electrical connections (8, 9) with external devices being located on at least some of the predetermined regions of limited area.Type: GrantFiled: April 27, 2005Date of Patent: April 9, 2013Assignee: Commissariat a l'Energie Atomique et aux Energies AlternativesInventors: Myriam Pannetier, Claude Fermon, BĂ©atrice Bonvalot
-
Patent number: 8415775Abstract: A system comprises a plurality of stacked integrated circuit dice, each integrated circuit die comprising at least one circuit, a package enclosing the plurality of dice, and at least two magnetic shields configured to magnetically shield the at least one circuit of each of the plurality of integrate circuit dice. At least one of the magnetic shields is within the package, and at least two of the plurality of stacked integrated circuit dice are positioned between the at least two magnetic shields.Type: GrantFiled: November 23, 2010Date of Patent: April 9, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Publication number: 20130082365Abstract: A interposer sandwich structure comprises a top interposer and a bottom interposer enclosing an integrated circuit electronic device that includes means for attaching the device to the bottom interposer, and an interconnection structure connecting the top interposer to the bottom interposer. The top interposer may also be directly connected to a chip carrier in addition to the bottom interposer. The structure provides shielding and protection of the device against Electrostatic Discharge (ESD), Electromagnetic Interference (EMI), and Electromagnetic Conductivity (EMC) in miniaturized 3D packaging.Type: ApplicationFiled: October 3, 2011Publication date: April 4, 2013Applicant: International Business Machines CorporationInventors: WILLIAM E. BERNIER, BING DANG, MARIO J. INTERRANTE, JOHN U. KNICKERBOCKER, SON K. TRAN
-
Publication number: 20130082367Abstract: There are provided a semiconductor package and a method of manufacturing the same. The semiconductor package includes: a substrate having a ground electrode formed on one surface thereof; at least one electronic component mounted on one surface of the substrate; an insulation layer including an exposed part exposing the ground electrode and a cover part covering the electronic component; and a shielding layer electrically connected to the ground electrode and covering the insulation layer.Type: ApplicationFiled: August 27, 2012Publication date: April 4, 2013Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventor: Jin O YOO
-
Publication number: 20130082363Abstract: Embodiments described herein provide enhanced integrated circuit (IC) devices. In an embodiment, an IC device includes a substrate, an IC die coupled to a surface of the substrate, a first wirelessly enabled functional block located, on the IC die, the first wirelessly enabled functional block being configured to wirelessly communicate with a second wirelessly enabled functional block located on the substrate, and a ground ring configured to provide electromagnetic shielding for the first and second wirelessly enabled functional blocks.Type: ApplicationFiled: September 30, 2011Publication date: April 4, 2013Applicant: Broadcom CorporationInventors: Sam Ziqun ZHAO, Michael BOERS, Ahmadreza ROFOUGARAN, Arya BEHZAD, Jesus CASTANEDA
-
Publication number: 20130082368Abstract: An EMI shielded semiconductor package includes a semiconductor package and an EMI shield layer formed on at least a part of a surface of the EMI shielded semiconductor package. The EMI shield layer includes a matrix layer; a metal layer positioned on the matrix layer; and a first seed particle positioned in an interface between the matrix layer and the metal layer. Unlike a conventional shielding process that is performed for a device level, a shielding process may be performed for a mounting substrate level, and thus the semiconductor package and the substrate module may be manufactured with high-productivity at low costs in a short period of time.Type: ApplicationFiled: October 1, 2012Publication date: April 4, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Samsung Electronics Co., Ltd.
-
Publication number: 20130082366Abstract: There is provided a semiconductor package including: a substrate having at least one element mounted thereon; a prepreg layer stacked on the substrate to cover the at least one element; a metal shielding layer stacked on the prepreg layer to electrically shield the at least one element; and a via electrode penetrating through the metal shielding layer and the prepreg layer and electrically connected to a ground electrode formed on the substrate.Type: ApplicationFiled: December 14, 2011Publication date: April 4, 2013Inventor: Kwang Chun JUNG
-
Publication number: 20130078915Abstract: Embodiments of an interposer package structure are provided herein. Embodiments include a substrate having first and second opposing surfaces. An IC die electrically coupled to the first surface of the substrate. A plurality of contact members coupled to the first surface of the substrate. An interposer having a plurality of contact elements located on a first surface. Each conductive element coupled to a respective one of the plurality of contact members.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Applicant: Broadcom CorporationInventors: Sam Ziqun ZHAO, Rezaur Rahman Khan
-
Publication number: 20130075878Abstract: A power module includes at least one semiconductor die holding structure. Each die holding structure has a substantially cylindrical outer profile and a central axis. Each die holding structure is disposed within a common cylindrical EMI shield. A plurality of semiconductor devices are mounted to each die holding structure to form a substantially symmetric die mounting pattern respect to the central axis of the die holding structure.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Applicant: GENERAL ELECTRIC COMPANYInventors: Eladio Clemente Delgado, Arun Virupaksha Gowda, Antonio Caiafa, Brian Lynn Rowden, Ljubisa Dragoljub Stevanovic, Richard Alfred Beaupre
-
Patent number: 8399964Abstract: A magnetic shield is presented. The shield may be used to protect a microelectronic device from stray magnetic fields. The shield includes at least two layers. A first layer includes a magnetic material that may be used to block DC magnetic fields. A second layer includes a conductive material that may be used to block AC magnetic fields. Depending on the type of material that the first and second layers include, a third layer may be inserted in between the first and second layers. The third layer may include a non-conductive material that may be used to ensure that separate eddy current regions form in the first and second layers.Type: GrantFiled: August 23, 2010Date of Patent: March 19, 2013Assignee: Honeywell International Inc.Inventor: Romney R. Katti
-
Publication number: 20130056791Abstract: A semiconductor device manufacturing apparatus is provided with a drawing pattern printing part having a print head which injects a conductive solvent, an insulative solvent and an interface treatment solution. The print head is formed in such a way that desired circuit drawing pattern can be printed on a wafer based on information on the drawing pattern from a wafer testing part, information on the wafer from a storage part and coordinate information from a chip coordinate recognition part. In a semiconductor device manufacturing method according to the present invention, a semiconductor device is manufactured by using the semiconductor device manufacturing apparatus in such a manner that desired circuits are formed through printing process. In the semiconductor device, pad electrodes and so on are formed in such a way that trimming process can be conducted by printing circuit drawing patterns.Type: ApplicationFiled: November 1, 2012Publication date: March 7, 2013Inventors: Kazuhiro SHIMIZU, Hajime Akiyama, Naoki Yasuda
-
Patent number: 8384199Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: June 24, 2008Date of Patent: February 26, 2013Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Publication number: 20130043568Abstract: A semiconductor device includes a substrate, a semiconductor chip, a first molding member and a metal layer. The substrate includes a first ground pad formed therein, the first ground pad having a first exposed surface exposed at a first surface of the substrate. The semiconductor chip is formed on the first surface of the substrate. The first molding member is formed on the first surface of the substrate and covers the semiconductor chip while not covering the first exposed surface. The metal layer covers the first molding member and extends to lateral surfaces of the substrate while contacting the first exposed surface.Type: ApplicationFiled: July 16, 2012Publication date: February 21, 2013Inventor: In-Sang Song
-
Publication number: 20130043569Abstract: Methods and apparatuses for an Integrated Circuit (IC) with a shielding of wires. In at least one embodiment, an integrated Circuit (IC) device comprises a first plurality of signal wires disposed within a substrate a shielding mesh disposed on the substrate. In at least one embodiment, the shielding mesh comprises a first plurality of connected wires for a first reference voltage and a second plurality of connected wires for a second reference voltage. Wherein at least a first portion of each of the first plurality of the signal wires is shielded between one of the first plurality of connected wires and one of the second plurality of connected wires from adjacent signal wires and a second portion of the first plurality of signal wires are adjacent to each other in a region defined by the first and second pluralities of connected wires.Type: ApplicationFiled: October 8, 2012Publication date: February 21, 2013Inventor: Kenneth S. McElvain
-
Publication number: 20130037923Abstract: There are provided a semiconductor package capable including an electromagnetic wave shielding structure having excellent electromagnetic interference (EMI) shielding characteristics while protecting individual elements therein from impacts, and a method of manufacturing the same. The semiconductor package includes: a substrate having ground electrodes formed on an upper surface thereof; at least one electronic component mounted on the upper surface of the substrate; an underfill resin filled in a space between the electronic component and the substrate; and a conductive shield part formed along an outer surface formed by the electronic component and the underfill resin and electrically connected to the ground electrodes.Type: ApplicationFiled: August 3, 2012Publication date: February 14, 2013Inventor: Jin O YOO
-
Patent number: 8373264Abstract: An integrated electromagnetic interference (EMI) shield for a semiconductor module package. The integrated EMI shield includes a plurality of wirebond springs electrically connected between a ground plane in the substrate of the package and a conductive layer printed on the top of the package mold compound. The wirebond springs have a defined shape that causes a spring effect to provide contact electrical connection between the tops of the wirebond springs and the conductive layer. The wirebond springs can be positioned anywhere in the module package, around all or some of the devices included in the package, to create a complete EMI shield around those devices.Type: GrantFiled: December 2, 2010Date of Patent: February 12, 2013Assignee: Skyworks Solutions, Inc.Inventors: Patrick L. Welch, Yifan Guo
-
Publication number: 20130032931Abstract: A layer structure with an electromagnetic interference (EMI) shielding effect is applicable for reducing an EMI effect caused by signal transmission between through silicon vias, so as to effectively provide the EMI shielding effect between electrical interconnections of a three-dimensional (3D) integrated circuit. By forming EMI-shielding through silicon vias at predetermined positions between the through silicon vias used for signal transmission, a good EMI shielding effect can be attended, and signal distortion possibly caused by the EMI effect can be reduced between different chips or substrates.Type: ApplicationFiled: September 23, 2011Publication date: February 7, 2013Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Ming-Fan Tsai, Hsin-Hung Lee, Bo-Shiang Fang
-
Patent number: 8368186Abstract: An ESD device includes a first and second well regions disposed in a semiconductor substrate. The first well region comprises a plurality of N wells spaced at a predetermined length. A heavily doped P+ region and a heavily doped N+ region are disposed in each of the N wells. The heavily doped N+ region is coupled to Vdd and a heavily doped P+ region in an N well is electrically coupled to the heavily doped N+ region in an adjacent N well. The second well region comprises a P well abutting an N well. A heavily doped P+ region and a heavily doped N+ region are disposed in the P well. The heavily doped N+ region in the P well is electrically coupled to the heavily doped P+ region of the adjacent N well in common with an I/O circuit, and the heavily doped P+ region is coupled to Vss.Type: GrantFiled: March 30, 2011Date of Patent: February 5, 2013Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventors: Ta Lee Yu, Chi Kang Liu, Jing Liu
-
Publication number: 20130026612Abstract: A passive interposer apparatus with a shielded through silicon via (TSV) configuration is disclosed. The apparatus includes a p-doped substrate, wherein at least an upper portion of the p-doped substrate is heavily p-doped. An interlayer dielectric layer (ILD) is disposed over the upper portion of the p-doped substrate. A plurality of through silicon vias (TSVs) are formed through the ILD and the p-doped substrate. A plurality of shielding lines disposed between the TSVs electrically couple respective second metal contact pads to the upper portion of the p-doped substrate.Type: ApplicationFiled: July 29, 2011Publication date: January 31, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsiang-Tai LU, Chih-Hsien LIN, Meng-Lin CHUNG
-
Patent number: 8362608Abstract: An ultra wideband hermetically sealed surface mount package for a microwave monolithic integrated circuit (MMIC) is provided including: an integrated circuit; a package body being mounted with the integrated circuit and comprising a plurality of first dielectrics formed in a multilayer, a first line unit mounted to a circuit substrate and is electrically connected with an external circuit, a second line unit upwardly extended from the first line unit and is electrically connected with the first line unit, a third line unit extended to the right angle from the second line unit and is electrically connected with the second line unit, and a bonding unit that electrically connects the third line unit and the mounted integrated circuit; and a package cover being formed on the package body to seal the integrated circuit and comprising a plurality of second dielectrics formed in a multilayer.Type: GrantFiled: June 16, 2008Date of Patent: January 29, 2013Assignee: Electronics and Telecommunications Research InstituteInventors: In Kwon Ju, In Bok Yom
-
Patent number: 8362597Abstract: A shielded package includes a shield assembly having a shield fence, a shield lid, and a shield lid adhesive electrically coupling the shield lid to the shield fence. The shield fence includes a porous sidewall through which molding compound passes during molding of the shielded package. Further, the shield fence includes a central aperture through which an electronic component is die attached and wire bonded.Type: GrantFiled: October 23, 2009Date of Patent: January 29, 2013Assignee: Amkor Technology, Inc.Inventor: Donald Craig Foster
-
Publication number: 20130020685Abstract: A semiconductor device includes a substrate comprising a stack of alternating wiring layers and insulating layers. The wiring layers include conductive wiring patterns. Primary conductive vias extend through respective ones of the insulating layers and electrically connect first ones of the wiring patterns on different ones of the wiring layers to provide electrical connections between opposing first and second surfaces of the substrate. Dummy conductive vias extend through respective ones of the insulating layers and electrically connect second ones of the wiring patterns on different ones of the wiring layers. The dummy conductive vias are arranged in the substrate around a perimeter of a region including the first ones of the wiring patterns, and the dummy conductive vias and the second ones of the wiring patterns electrically connected thereto have a same electric potential to define an electromagnetic shielding structure within the substrate.Type: ApplicationFiled: June 22, 2012Publication date: January 24, 2013Inventors: Dong-Ok KWAK, Sang-Sub Song, Sang-Ho An, Joon-Young Oh
-
Publication number: 20130015564Abstract: A semiconductor device (semiconductor module) includes a circuit board (module board) and a semiconductor element mounted on the circuit board. A shielding layer that blocks electromagnetic waves is disposed on the upper surface of the semiconductor element, and an antenna element is disposed over the shielding layer. The semiconductor element and the antenna element are electrically connected to each other by a connecting portion. This structure enables the semiconductor device to be reduced in size and to have both an electromagnetic-wave blocking function and an antenna function.Type: ApplicationFiled: June 12, 2012Publication date: January 17, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Hirohisa Matsuki, Masao Sakuma
-
Publication number: 20130015563Abstract: There is provided a semiconductor package, and more particularly, a semiconductor package including an antenna embedded in an inner portion thereof. The semiconductor package includes: a semiconductor chip; a main antenna disposed to be adjacent to the semiconductor chip and electrically connected thereto; a sealing part sealing both of the semiconductor chip and the main antenna; and an auxiliary antenna formed on an outer surface of the sealing part and coupled to the main antenna.Type: ApplicationFiled: September 23, 2011Publication date: January 17, 2013Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Jung Aun Lee, Myeong Woo Han, Do Jae Yoo, Chul Gyun Park
-
Patent number: 8350368Abstract: A method of manufacturing a semiconductor device includes providing a substrate having a conductive bump formed over the substrate and a semiconductor die with an active surface oriented to the substrate. An encapsulant is deposited over the semiconductor die and the conductive bump, and the encapsulant is planarized to expose a back surface of the semiconductor die opposite the active surface while leaving the encapsulant covering the conductive bump. A channel is formed into the encapsulant to expose the conductive bump. The channel extends vertically from a surface of the encapsulant down through the encapsulant and into a portion of the conductive bump. The channel extends through the encapsulant horizontally along a length of the semiconductor die. A shielding layer is formed over the encapsulant and the back surface of the semiconductor die.Type: GrantFiled: August 15, 2011Date of Patent: January 8, 2013Assignee: STATS ChipPAC, Ltd.Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Patent number: 8350367Abstract: Described herein are semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes: (1) a substrate unit including a grounding element disposed adjacent to a periphery of the substrate unit; (2) a semiconductor device disposed adjacent to an upper surface of the substrate unit; (3) a package body disposed adjacent to the upper surface and covering the semiconductor device; and (4) an EMI shield disposed adjacent to exterior surfaces of the package body and electrically connected to a connection surface of the grounding element. A lateral surface of the package body is substantially aligned with a lateral surface of the substrate unit, and the connection surface of the grounding element is electrically exposed adjacent to the lateral surface of the substrate unit. The grounding element corresponds to a remnant of a grounding via, and provides an electrical pathway to ground electromagnetic emissions incident upon the EMI shield.Type: GrantFiled: December 16, 2008Date of Patent: January 8, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Tsung Chiu, Chih-Pin Hung, Jui-Cheng Huang
-
Patent number: 8349710Abstract: Described herein are techniques for forming, during wafer processing, a conductive shielding layer for a chip formed from a wafer. The conductive shielding layer can be formed on multiple sides of a chip prior to dicing the wafer to separate the chip from the wafer. A wafer may be processed to form trenches that extend substantially through the wafer. The trenches may be formed opposite scribe lines that identify boundaries between chips of the wafer and may extend through the wafer toward the scribe lines. A shielding layer may be formed along the trenches.Type: GrantFiled: October 25, 2010Date of Patent: January 8, 2013Assignee: STMicroelectronics Asia Pacific Pte. Ltd.Inventor: Yonggang Jin
-
Patent number: 8344490Abstract: A semiconductor device is disclosed that includes a support substrate, a first semiconductor element that is mounted on one side of the support substrate, a second semiconductor element including a high frequency electrode that is mounted on the one side of the support substrate, a via hole that is provided at the support substrate in relation to the high frequency electrode, and an external connection electrode that is provided on the other side of the support substrate in relation to the via hole.Type: GrantFiled: March 13, 2008Date of Patent: January 1, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Yoshitaka Aiba, Tetsuya Fujisawa, Yoshiyuki Yonoda
-
Patent number: 8338921Abstract: A wafer level chip scale package having an enhanced heat exchange efficiency with an EMF shield is presented. The wafer level chip scale package includes a semiconductor chip, an insulation layer, and a metal plate. The semiconductor chip has a plurality of bonding pads on an upper face thereof. The insulation layer is disposed over the upper face of the semiconductor chip and has openings that expose some portions of the bonding pads. The metal plate covers an upper face of the insulation layer and side faces of the semiconductor chip in which the metal plate is electrically insulated from the bonding pads.Type: GrantFiled: November 4, 2011Date of Patent: December 25, 2012Assignee: SK Hynix Inc.Inventors: Chang Jun Park, Kwon Whan Han, Seong Cheol Kim, Sung Min Kim, Hyeong Seok Choi, Ha Na Lee, Tac Keun Oh, Sang Joon Lim
-
Publication number: 20120319253Abstract: In the disclosed method for manufacturing a semiconductor module, a metal layer and a cooler, which have different coefficients of thermal expansion from each other, are joined into a single unit via an insulating resin sheet. A work, comprising a semiconductor element placed on the metal layer with solder interposed therebetween, is fed into a reflow furnace. The work, in that state, is heated in the reflow furnace, thereby mounting the semiconductor element to the metal layer. The heating is carried out such that the temperature of the cooler and the temperature of the metal layer differ by an amount that make the cooler and the metal layer undergo the same amount of thermal expansion as each other.Type: ApplicationFiled: February 24, 2010Publication date: December 20, 2012Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventor: Hiroki Mizuno
-
Publication number: 20120319254Abstract: A wiring board including a built-in semiconductor element includes the semiconductor element, a peripheral insulating layer covering an outer peripheral side surface of the semiconductor element, an upper surface-side wiring provided on an upper surface side of the wiring board, and a lower surface-side wiring provided on a lower surface side of the wiring board. The semiconductor element includes a first wiring structure layer including a first wiring and a first insulating layer alternately provided on a semiconductor substrate, and a second wiring structure layer including a second wiring and a second insulating layer alternately provided on the first wiring structure layer. The upper surface-side wiring includes a wiring electrically connected to the first wiring via the second wiring. The second wiring is thicker than the first wiring and thinner than the upper surface-side wiring. The second insulating layer is formed of a resin material and is thicker than the first insulating layer.Type: ApplicationFiled: January 25, 2011Publication date: December 20, 2012Applicant: NEC CORPORATIONInventors: Katsumi Kikuchi, Shintaro Yamamichi, Hideya Murai, Kentaro Mori, Yoshiki Nakashima, Daisuke Ohshima
-
Patent number: 8334171Abstract: A method of manufacture of a package system includes: providing a base package substrate having conductive elements; providing an internal stacking module having a semiconductor die mounted on a package substrate and a first encapsulant surrounding at least portions of the semiconductor die and the package substrate; covering at least portions of the first encapsulant in the internal stacking module with an electromagnetic interference shield, the electromagnetic interference shield shaped to have an outside face; mounting the internal stacking module over the base package substrate with the outside face of the electromagnetic interference shield facing the base package substrate; and encapsulating at least portions of the internal stacking module, the electromagnetic interference shield, and the base package substrate using a second encapsulant.Type: GrantFiled: December 2, 2009Date of Patent: December 18, 2012Assignee: Stats Chippac Ltd.Inventors: Reza Argenty Pagaila, Zigmund Ramirez Camacho, Henry Descalzo Bathan
-
Publication number: 20120313226Abstract: A semiconductor device includes a wiring substrate, and a semiconductor chip, wherein the wiring substrate includes a glass plate having an opening portion penetrating through a first surface of the glass plate to a second surface of the glass plate, a resin portion penetrating through the first surface to the second surface, and a through wiring penetrating through the resin portion from the first surface to the second surface to electrically connect a first wiring layer formed on a side of the first surface with a third wiring layer formed on a side of the second surface, wherein the semiconductor chip is accommodated inside the opening portion.Type: ApplicationFiled: May 16, 2012Publication date: December 13, 2012Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Naoyuki KOIZUMI, Akihiko Tateiwa
-
Publication number: 20120313227Abstract: A semiconductor device, including: a semiconductor substrate with first layer including first transistors; a shield layer overlaying the first layer; a second layer overlaying the shield layer, the second layer including second transistors; wherein the shield layer is a mostly continuous layer with a plurality of regions for connections between the first transistors and the second transistors.Type: ApplicationFiled: July 22, 2012Publication date: December 13, 2012Inventors: Zvi Or-Bach, Deepak C. Sekar, Brian Cronquist
-
Publication number: 20120313691Abstract: Semiconductor devices are described, along with methods and systems that include them. One such device includes a diffusion region in a semiconductor material, a terminal coupled to the diffusion region, and a field plate coupled to the terminal and extending from the terminal over the diffusion region to shield the diffusion region. Additional embodiments are also described.Type: ApplicationFiled: June 13, 2011Publication date: December 13, 2012Inventors: Vladimir Mikhalev, Michael Smith, Henry J. Fulford, Puneet Sharma, Zia A. Shafi
-
Publication number: 20120306062Abstract: A semiconductor device, a semiconductor package, and an electronic device are provided. The electronic device includes a first semiconductor package disposed on a circuit substrate. A second semiconductor package is provided on the circuit substrate and spaced apart from the first semiconductor package. An insulating electromagnetic shielding structure is provided on the top and the lateral surfaces of the first semiconductor package. A conductive electromagnetic shielding structure is provided on the circuit substrate to cover the first and second semiconductor packages and the insulating electromagnetic shielding structure.Type: ApplicationFiled: April 2, 2012Publication date: December 6, 2012Inventors: Yong-Hoon KIM, In-Ho CHOI, Keung-Beum KIM
-
Publication number: 20120306061Abstract: Methods and apparatus for improved electromagnetic interference (EMI) shielding and thermal performance in integrated circuit (IC) packages are described. A die-up or die-down package includes a protective lid, a plurality of ground posts, an IC die, and a substrate. The substrate includes a plurality of ground planes. The IC die is mounted to the substrate. Plurality of ground posts is coupled to plurality of ground planes that surround IC die. Protective lid is coupled to plurality of ground posts. The plurality of ground posts and the protective lid from an enclosure structure that substantially encloses the IC die, and shields EMI from and radiating towards the IC die. The enclosure structure also dissipates heat generated by the IC die during operation.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Applicant: Broadcom CorporationInventors: Mohammad Tabatabai, Abbas Amirichimeh, Lorenzo Longo
-
Patent number: 8324020Abstract: Circuit structures and methods of fabrication are provided for facilitating implementing a complete electronic system in a compact package. The circuit structure includes, in one embodiment, a chips-first multichip base layer with conductive structures extending therethrough. An interconnect layer is disposed over the front surface of the multichip layer and includes interconnect metallization electrically connected to contact pads of the chips and to conductive structures extending through the structural material. A redistribution layer, disposed over the back surface of the multichip layer, includes a redistribution metallization also electrically connected to conductive structures extending through the structural material.Type: GrantFiled: November 3, 2009Date of Patent: December 4, 2012Assignee: EPIC Technologies, Inc.Inventors: Charles W. Eichelberger, James E. Kohl
-
Publication number: 20120299165Abstract: A semiconductor device has a plurality of conductive vias formed partially through a substrate. A conductive layer is formed over the substrate and electrically connected to the conductive vias. A semiconductor die is mounted over the substrate. An encapsulant is deposited over the semiconductor die and substrate. A trench is formed through the encapsulant around the semiconductor die. A shielding layer is formed over the encapsulant. The trench is formed partially through the substrate and the shielding layer is formed in the trench partially through the substrate. An insulating layer can be formed in the trench prior to forming the shielding layer. A portion of the substrate is removed to expose the conductive vias. An interconnect structure is formed over the substrate opposite the semiconductor die. The interconnect structure is electrically connected to the conductive vias. The shielding layer is electrically connected to the interconnect structure.Type: ApplicationFiled: August 9, 2012Publication date: November 29, 2012Applicant: STATS CHIPPAC, LTD.Inventor: Reza A. Pagaila
-
Patent number: 8319277Abstract: A semiconductor device that includes multiple logic circuit cells having respective logic circuits formed therein and multiple interconnects connected to the corresponding logic circuit cells. At least one of the interconnects has an opening formed therein so as to have an opening ratio different from one or more of the opening ratios of the remaining interconnects.Type: GrantFiled: January 22, 2010Date of Patent: November 27, 2012Assignee: Fujitsu LimitedInventors: Hideki Kitada, Takahiro Kimura
-
Publication number: 20120292751Abstract: A semiconductor device includes a multi-layer substrate. A ground shield is disposed between layers of the substrate and electrically connected to a ground point. A plurality of semiconductor die is mounted to the substrate over the ground shield. The ground shield extends beyond a footprint of the plurality of semiconductor die. An encapsulant is formed over the plurality of semiconductor die and substrate. Dicing channels are formed in the encapsulant, between the plurality of semiconductor die, and over the ground shield. A plurality of metal-filled holes is formed along the dicing channels, and extends into the substrate and through the ground shield. A top shield is formed over the plurality of semiconductor die and electrically and mechanically connects to the ground shield through the metal-filled holes. The top and ground shields are configured to block electromagnetic interference generated with respect to an integrated passive device disposed in the semiconductor die.Type: ApplicationFiled: August 7, 2012Publication date: November 22, 2012Applicant: STATS CHIPPAC, LTD.Inventors: OhHan Kim, SunMi Kim, KyungHoon Lee
-
Publication number: 20120286404Abstract: A semiconductor device has a first interconnect structure. A first semiconductor die has an active surface oriented towards and mounted to a first surface of the first interconnect structure. A first encapsulant is deposited over the first interconnect structure and first semiconductor die. A second semiconductor die has an active surface oriented towards and mounted to a second surface of the first interconnect structure opposite the first surface. A plurality of first conductive pillars is formed over the second surface of the first interconnect structure and around the second semiconductor die. A second encapsulant is deposited over the second semiconductor die and around the plurality of first conductive pillars. A second interconnect structure including a conductive layer and bumps are formed over the second encapsulant and electrically connect to the plurality of first conductive pillars and the first and second semiconductor die.Type: ApplicationFiled: July 26, 2012Publication date: November 15, 2012Applicant: STATS CHIPPAC, LTD.Inventor: Reza A. Pagaila
-
Publication number: 20120286403Abstract: Disclosed is a semiconductor device which includes a semiconductor chip and a base substrate. The semiconductor chip includes a semiconductor substrate, an interconnect layer and a high-frequency interconnect. The interconnect layer is provided on the substrate. The high-frequency interconnect is formed within the interconnect layer. The semiconductor chip is mounted onto the base substrate. An electromagnetic shield layer is provided between the high-frequency interconnect and the interconnect.Type: ApplicationFiled: July 20, 2012Publication date: November 15, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yasutaka NAKASHIBA
-
Patent number: 8310036Abstract: A microelectronic unit is provided in which front and rear surfaces of a semiconductor element may define a thin region which has a first thickness and a thicker region having a thickness at least about twice the first thickness. A semiconductor device may be present at the front surface, with a plurality of first conductive contacts at the front surface connected to the device. A plurality of conductive vias may extend from the rear surface through the thin region of the semiconductor element to the first conductive contacts. A plurality of second conductive contacts can be exposed at an exterior of the semiconductor element. A plurality of conductive traces may connect the second conductive contacts to the conductive vias.Type: GrantFiled: May 21, 2010Date of Patent: November 13, 2012Assignee: DigitalOptics Corporation Europe LimitedInventors: Belgacem Haba, Kenneth Allen Honer, David B. Tuckerman, Vage Oganesian