Conductive Vias Through Substrate With Or Without Pins, E.g., Buried Coaxial Conductors (epo) Patents (Class 257/E23.174)
-
Publication number: 20090315154Abstract: Semiconductor devices are described that have a metal interconnect extending vertically through a portion of the device to the back side of a semiconductor substrate. A top region of the metal interconnect is located vertically below a horizontal plane containing a metal routing layer. Method of fabricating the semiconductor device can include etching a via into a semiconductor substrate, filling the via with a metal material, forming a metal routing layer subsequent to filling the via, and removing a portion of a bottom of the semiconductor substrate to expose a bottom region of the metal filled via.Type: ApplicationFiled: June 19, 2008Publication date: December 24, 2009Applicant: Micron Technology, Inc.Inventors: Kyle Kirby, Kunal Parekh
-
Patent number: 7633142Abstract: An IC package is disclosed that comprises a core region disposed between upper and lower build-up layer regions. In one embodiment, the core region comprises a low modulus material. In an alternative embodiment the core region comprises a medium modulus material. In an alternative embodiment, the core material is selected based upon considerations such as it modulus, its coefficient of thermal expansion, and/or the resulting total accumulated strain. In an alternative embodiment, boundaries with respect to the softness of the core material are established be considering the reflective density in opposing conductive build-up layers above and below the core region.Type: GrantFiled: October 26, 2007Date of Patent: December 15, 2009Assignee: Intel CorporationInventors: Mitul B. Modi, Patricia A. Brusso, Ruben Cadena, Carolyn R. McCormick, Sankara J. Subramanian
-
Patent number: 7632753Abstract: A method of forming a wafer level package includes attaching a laser-activated dielectric material to an integrated circuit substrate to form an assembly, the integrated circuit substrate including a plurality of electronic components having terminals on first surfaces thereof. The laser-activated dielectric material is laser activated and ablated with a laser to form laser-ablated artifacts in the laser-activated dielectric material and simultaneously to form an electrically conductive laser-activated layer lining the laser-ablated artifacts. The laser-ablated artifacts are filled using an electroless plating process in which an electrically conductive filler material is selectively plated on the laser-activated layer to form an embedded circuit pattern within the laser-activated dielectric material.Type: GrantFiled: October 4, 2007Date of Patent: December 15, 2009Assignee: Amkor Technology, Inc.Inventors: Sukianto Rusli, Bob Shih-Wei Kuo, Ronald Patrick Huemoeller
-
Publication number: 20090302455Abstract: An object is to increase resistance against an electrostatic breakdown and to increase resistance to an external stress. Another object is to reduce cost by simplifying the manufacturing process. In a step in which an element formation layer is provided between a first organic resin layer provided with a first conductive film on its surface and a second organic resin layer provided with a second conductive film on its surface to electrically connect the first conductive film and the second conductive film with a contact conductor formed in each of the organic resin layers, the contact conductor provided in each of the first organic resin layer and the second organic resin layer is manufactured by making paste penetrate before an organic resin is cured and then curing the organic resin layer.Type: ApplicationFiled: May 28, 2009Publication date: December 10, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Akihiro Chida, Takaaki Nagata
-
Publication number: 20090294915Abstract: A through-silicon via (TSV) enabled twisted pair is provided. A pair of complementary conductive lines is provided as a twisted pair. Each of the conductive lines of the twisted pair is formed by alternating conductive sections on opposing sides of a substrate. The alternating conductive sections are electrically coupled by at least in part a TSV. The conductive lines overlap or are entwined such the point at which the conductive lines cross, the conductive lines are on opposing sides of the substrate. The conductive lines are weaved in this manner for the length of the conductive trace.Type: ApplicationFiled: May 30, 2008Publication date: December 3, 2009Inventors: Mark Shane Peng, Clinton Chao, Chao-Shun Hsu
-
Publication number: 20090294916Abstract: There is described a hybrid bonding method for through-silicon-via based wafer stacking. Patterned adhesive layers are provided to join together adjacent wafers in the stack, while solder bondng is used to electrically connect the vias. The adhesive layers are patterned to enable outgassing and to provide stress relief.Type: ApplicationFiled: June 2, 2008Publication date: December 3, 2009Inventors: Wei Ma, Xunqing Shi, Chang Hwa Chung
-
Publication number: 20090294987Abstract: To improve connection reliability of a through electrode in a semiconductor device, and prevent deterioration of electrical characteristics due to a residue generated from a pad at the time of forming the through electrode. A contact area between a pad 21-1 and a conductor layer 27 is equal to a diameter f2 of a hole of an opening 26 provided in a silicon substrate 20. Consequently, it is possible to increase the contact area as compared with a conventional configuration. This improves the connection reliability. Furthermore, a residue containing metal (pad 21-1) is attached to the outside of an insulation film 25 in the manufacturing process. Consequently, the residue is prevented from contacting a silicon substrate body 20c. Also, heavy metals, such as Cu, in the residue are prevented from being diffused into the silicon substrate body 20c. Therefore, it is possible to prevent the deterioration of electrical characteristics.Type: ApplicationFiled: May 29, 2009Publication date: December 3, 2009Applicant: OKI SEMICONDUCTOR CO., LTD.Inventors: Shigeru Yamada, Yutaka Kadogawa
-
Patent number: 7622810Abstract: Disconnection of wiring and deterioration of step coverage are prevented to offer a semiconductor device of high reliability. A pad electrode formed on a silicon die is connected with a re-distribution layer on a back surface of the silicon die. The connection is made through a pillar-shaped conductive path filled in a via hole penetrating the silicon die from the back surface of the silicon die to the pad electrode.Type: GrantFiled: October 14, 2003Date of Patent: November 24, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Yukihiro Takao
-
Publication number: 20090283871Abstract: A method of manufacturing a semiconductor substrate structure for use in a semiconductor substrate stack system is presented. The method includes a semiconductor substrate which includes a front-face, a backside, a bulk layer, an interconnect layer that includes a plurality of inter-metal dielectric layers sandwiched between conductive layers, a contact layer that is between the bulk layer and the interconnect layer, and a TSV structure commencing between the bulk layer and the contact layer and terminating at the backside of the substrate. The TSV structure is electrically coupled to the interconnect layer and the TSV structure is electrically coupled to a bonding pad on the backside.Type: ApplicationFiled: July 23, 2008Publication date: November 19, 2009Inventors: Hung-Pin Chang, Weng-Jin Wu, Wen-Chih Chiou, Chen-Hua Yu
-
Publication number: 20090283898Abstract: Pass-through 3D interconnects and microelectronic dies and systems of stacked dies that include such interconnects to disable electrical connections are disclosed herein. In one embodiment, a system of stacked dies includes a first microelectronic die having a backside, an interconnect extending through the first die to the backside, an integrated circuit electrically coupled to the interconnect, and a first electrostatic discharge (ESD) device electrically isolated from the interconnect. A second microelectronic die has a front side coupled to the backside of the first die, a metal contact at the front side electrically coupled to the interconnect, and a second ESD device electrically coupled to the metal contact. In another embodiment, the first die further includes a substrate carrying the integrated circuit and the first ESD device, and the interconnect is positioned in the substrate to disable an electrical connection between the first ESD device and the interconnect.Type: ApplicationFiled: May 15, 2008Publication date: November 19, 2009Inventors: Jeffery W. Janzen, Michael Chaine, Kyle K. Kirby, William M. Hiatt, Russell D. Slifer
-
Publication number: 20090278244Abstract: A semiconductor device includes an integrated circuit (IC) die including a substrate, and at least one through substrate via (TSV) that extends through the substrate to a protruding integral tip that includes sidewalls and a distal end. The protruding integral tip has a tip height between 1 and 50 ?m. A metal layer is on the bottom surface of the IC die, and the sidewalls and the distal end of the protruding integral tips. A semiconductor device can include an IC die that includes TSVs and a package substrate such as a lead-frame, where the IC die includes a metal layer and an electrically conductive die attach adhesive layer, such as a solder filled polymer wherein the solder is arranged in an electrically interconnected network, between the metal layer and the die pad of the lead-frame.Type: ApplicationFiled: May 8, 2009Publication date: November 12, 2009Applicant: TEXAS INSTRUMENTS INCInventors: RAJIV DUNNE, GARY P. MORRISON, SATYENDRA S. CHAUHAN, MASOOD MURTUZA, THOMAS D. BONIFIELD
-
Publication number: 20090267221Abstract: An antenna formed on one surface side of a silicon substrate and a semiconductor element provided on the other surface side of the silicon substrate are electrically connected to each other by means of a through via penetrating the silicon substrate. A wiring board is formed separately from the silicon substrate. A passive element is provided on one surface side of the wiring board. A copper core solder ball is provided between the one surface side of the wiring board and the other surface side of the silicon substrate and electrically connects the silicon substrate and the wiring board to each other.Type: ApplicationFiled: April 23, 2009Publication date: October 29, 2009Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Tomoharu FUJII
-
Publication number: 20090267211Abstract: Wafer level packages and methods of fabricating the same are provided. In one embodiment, one of the methods comprises forming semiconductor chips having a connection pad on a wafer, patterning a bottom surface of the wafer to form a trench under the connection pad, patterning a bottom surface of the trench to form a via hole exposing the bottom surface of the connection pad, and forming a connecting device connected to the connection pad through the via hole. The invention provides a wafer level package having reduced thickness, lower fabrication costs, and increased reliability compared to conventional packages.Type: ApplicationFiled: July 7, 2009Publication date: October 29, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Soo CHUNG, In-Young LEE, Son-Kwan HWANG, Dong-Ho LEE, Seong-Deok HWANG
-
Patent number: 7595553Abstract: An advantage of the present invention is to suppress moisture infiltrating from a pad electrode portion from spreading over the surface of a wiring pattern and improve the reliability of a packaging board. The wiring pattern of the packaging board is formed on an insulating substrate and includes a wiring region, an electrode region (pad electrode) connected with a semiconductor device, and a boundary region provided between the wiring region and the electrode region. A gold plating layer is provided on the surface of the electrode region of the wiring pattern. The top surface of the boundary region of the wiring pattern is so formed as to be dented from the top surface of the wiring region of the wiring pattern, and there is provided a stepped portion in the boundary region.Type: GrantFiled: November 8, 2007Date of Patent: September 29, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Masayuki Nagamatsu, Ryosuke Usui
-
Publication number: 20090230487Abstract: A semiconductor device includes: a substrate; a semiconductor chip that is fixed to a first surface of the substrate; a chip covering lid body that is provided on the first surface of the substrate so as to cover the semiconductor chip and that forms a hollow first space portion that surrounds the semiconductor chip, and in which there is provided a substantially cylindrical aperture portion that extends to the outer side of the first space portion and has an aperture end at a distal end thereof and that is connected to the first space portion; and a first resin mold portion that forms the first space portion via the chip covering lid body and covers the substrate such that the aperture end is exposed, and that fixes the substrate integrally with the chip covering lid body.Type: ApplicationFiled: March 14, 2006Publication date: September 17, 2009Applicant: Yamaha CorporationInventors: Hiroshi Saitoh, Toshihisa Suzuki, Masayoshi Omura
-
Patent number: 7589390Abstract: A shielded through-via that reduces the effect of parasitic capacitance between the through-via and surrounding wafer while providing high isolation from neighboring signals. A shield electrode is formed in the insulating region and spaced apart from the through-via. A coupling element couples at least the time-varying portion of the signal carried on the through-via to the shield electrode. This reduces the effect of any parasitic capacitance between the through-via and the shield electrode, hence the surrounding wafer.Type: GrantFiled: March 10, 2006Date of Patent: September 15, 2009Assignee: Teledyne Technologies, IncorporatedInventor: Jun Jason Yao
-
Publication number: 20090224372Abstract: Apparatus and methods are provided for wafer translators having a silicon core, an isolating conductive ground plane, and copper and subjacent resin layers disposed on the ground plane. A silicon substrate having at least one major surface coated with an electrically conductive layer is subjected to a number of printed circuit board manufacturing operations including, but not limited to, application of resin-coated copper foils; mechanical grinding of copper layers; mechanical drilling of via openings in a dielectric material; plating of copper, nickel, and gold layers; laser removal of metal; and chemical removal of metal; in order to produce a wafer translator having a silicon core. In further aspects of the present invention, alignment marks are formed and contact structures, such as stud bumps, are placed relative to a local set of alignment marks.Type: ApplicationFiled: March 20, 2008Publication date: September 10, 2009Inventor: Morgan T. Johnson
-
Publication number: 20090212400Abstract: A semiconductor device includes: a semiconductor substrate having an active region on a surface thereof; at least one electrode pad provided in a peripheral portion of the surface of the semiconductor substrate; and a through electrode extending through the semiconductor substrate and connected to the electrode pad. A taper is provided on at least one side of the semiconductor substrate, whereby a portion of the through electrode which is exposed to a side of the semiconductor substrate serves as an external electrode.Type: ApplicationFiled: September 26, 2008Publication date: August 27, 2009Inventor: Yasuhide HARA
-
Publication number: 20090206488Abstract: A through substrate via includes an annular conductor layer at a periphery of a through substrate aperture, and a plug layer surrounded by the annular conductor layer. A method for fabricating the through substrate via includes forming a blind aperture within a substrate and successively forming and subsequently planarizing within the blind aperture a conformal conductor layer that does not fill the aperture and plug layer that does fill the aperture. The backside of the substrate may then be planarized to expose at least the planarized conformal conductor layer.Type: ApplicationFiled: February 16, 2008Publication date: August 20, 2009Applicant: International Business Machines CorporationInventors: Peter James Lindgren, Edmund Juris Sprogis, Anthony Kendall Stamper, Kenneth Jay Stein
-
Publication number: 20090200658Abstract: A circuit board structure embedded with semiconductor chips is proposed. A semiconductor chip is received in a cavity of a supporting board. A dielectric layer and a circuit layer are formed on the supporting board and the semiconductor chip. A plurality of hollow conductive vias are formed in the dielectric layer for electrically connecting the circuit layer to the semiconductor chip. By providing the hollow conductive vias of present invention, the separating results of different coefficients of expansion and thermal stress are prevented, and thus electrical function of products is ensured.Type: ApplicationFiled: April 21, 2009Publication date: August 13, 2009Applicant: Phoenix Precision Technology CorporationInventors: Shih Ping HSU, Chung Cheng LIEN, Shang Wei CHEN
-
Publication number: 20090184400Abstract: Methods for via gouging and a related semiconductor structure are disclosed. In one embodiment, the method includes forming a via opening in a dielectric material, the via opening aligned with a conductor; forming a protective coating over the dielectric material and in the via opening; performing via gouging; and removing the protective coating over horizontal surfaces of the dielectric material. A semiconductor structure may include a via having an interface with a conductor, the interface including a three-dimensionally shaped region extending into and past a surface of the conductor, wherein an outer edge of the three-dimensionally shaped region is distanced from an outermost surface of the via.Type: ApplicationFiled: January 21, 2008Publication date: July 23, 2009Applicant: International Business Machines CorporationInventors: Shyng-Tsong Chen, Steven J. Holmes, David V. Horak, Takeshi Nogami, Shom Ponoth, Chih-Chao Yang
-
Publication number: 20090179305Abstract: According to the present invention, on a double-sided substrate 1, a plurality of through-holes 2 connected to one wire 6 for plating as well as wiring are collectively arranged within a narrow range close to the connection portion. After a plating process, a penetrating hole 12 is formed and the connection potion is cut off. Thus, the wire 6 for plating and the collectively arranged through-holes 2 are made independent of one another so that no electric conduction occurs among the wire 6 for plating and the through-holes 2.Type: ApplicationFiled: December 24, 2008Publication date: July 16, 2009Applicant: Panasonic CorporationInventor: Yoshiaki Shimizu
-
Patent number: 7560371Abstract: Methods of forming a conductive via in a substrate include contacting the substrate with a wave of conductive liquid material, such as molten solder, and drawing the liquid material into the aperture with a vacuum. The wave may be formed by flowing the liquid material out from an outlet in a direction generally against the gravitational field. The liquid material may be solidified to form an electrically conductive structure. A plurality of apertures may be selectively filled with the liquid material one at a time, and liquids having different compositions may be used to provide conductive vias having different compositions in the same substrate. Systems for forming conductive vias include a substrate fixture, a vacuum device having a vacuum fixture, and a solder-dispensing device configured to provide a wave of molten solder material. Relative lateral and vertical movement is provided between the wave of molten solder and a substrate supported by the substrate fixture.Type: GrantFiled: August 29, 2006Date of Patent: July 14, 2009Assignee: Micron Technology, Inc.Inventors: Ross S. Dando, Steven Oliver, Swarnal Borthakur, Kevin Hutto
-
Patent number: 7547630Abstract: In a semiconductor system (100) including a chip (101) and a workpiece (102), the chip has metal-filled vias (140) positioned between contact pads (120) and the respective edges (110). In addition, seals against microcracks (150) and thermo-mechanical stress (151) are located between the vias and the active components, and sometimes also between the vias and the respective nearest edge. Workpiece (102) may be another semiconductor chip or a substrate; it has contact pads (170) matching the locations of the vias (140). The chip is vertically stacked on the workpiece so that each contact pad (170) is aligned and in electrical contact with the corresponding via (140).Type: GrantFiled: September 26, 2007Date of Patent: June 16, 2009Assignee: Texas Instruments IncorporatedInventor: Mark A. Gerber
-
Publication number: 20090146316Abstract: Disclosed are embodiments of a flip-chip assembly and method using lead-free solder. This assembly incorporates mushroom-plated metal layers that fill and overflow solder resist openings on an organic laminate substrate. The lower portion of metal layer provides structural support to its corresponding solder resist opening. The upper portion (i.e., cap) of each metal layer provides a landing spot for a solder joint between an integrated circuit device and the substrate and, thereby, allows for enhanced solder volume control. The additional structural support, in combination with the enhanced solder volume control, minimizes strain on the resulting solder joints. Additionally, the cap further allows the minimum diameter of the solder joint on the substrate-side of the assembly to be larger than the diameter of the solder resist opening. Thus, the invention decouples C4 reliability concerns from laminate design concerns and, thereby, allows for greater design flexibility.Type: ApplicationFiled: December 5, 2007Publication date: June 11, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Virendra R. Jadhav, Jayshree Shah, Kamalesh K. Srivastava
-
Publication number: 20090134498Abstract: The present invention includes a semiconductor element provided with an electrode passing through front and back sides. The electrode is formed as a cylinder including a hollow portion, and stress relaxing material is provided in the hollow portion, which is used to reduce stress that is induced between the semiconductor element and the electrode. The stress relaxing material is an elastic body made of resin material.Type: ApplicationFiled: November 19, 2008Publication date: May 28, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Hiroaki IKEDA, Masakazu Ishino, Hideharu Miyake, Shiro Uchiyama, Yasuhiro Naka, Nae Hisano, Hisashi Tanie, Kunihiko Nishi, Hiroyuki Tenmei
-
Publication number: 20090085164Abstract: There is provided a wiring board. The wiring board includes: a semiconductor substrate having a through hole and covered with an insulating film; a through electrode formed in the through hole; a first wiring connected to one end of the through electrode; and a second wiring connected to the other end of the through electrode. The semiconductor substrate includes: a semiconductor element and a first guard ring formed to surround the through hole. The semiconductor element includes a first conductivity-type impurity diffusion layer having a different conductivity-type from that of the semiconductor substrate and is electrically connected to the first wiring and the second wiring.Type: ApplicationFiled: September 30, 2008Publication date: April 2, 2009Applicants: SHINKO ELECTRIC INDUSTRIES CO., LTD., TOKO, INC.Inventors: Kei Murayama, Shinji Nakajima
-
Publication number: 20090085191Abstract: An environment-resistant module which provides both thermal and vibration isolation for a packaged micromachined or MEMS device is disclosed. A microplatform and a support structure for the microplatform provide the thermal and vibration isolation. The package is both hermetic and vacuum compatible and provides vertical feedthroughs for signal transfer. A micromachined or MEMS device transfer method is also disclosed that can handle a wide variety of individual micromachined or MEMS dies or wafers, in either a hybrid or integrated fashion. The module simultaneously provides both thermal and vibration isolation for the MEMS device using the microplatform and the support structure which may be fabricated from a thin glass wafer that is patterned to create crab-leg shaped suspension tethers or beams.Type: ApplicationFiled: June 9, 2008Publication date: April 2, 2009Applicant: THE REGENTS OF THE UNIVERSITY OF MICHIGANInventors: Khalil Najafi, Sang-Hyun Lee, Sang Woo Lee
-
Patent number: 7511379Abstract: A surface mountable chip comprises a semiconductor substrate having IC devices formed thereon and also vertically exposed electrical contacts formed as part of the IC fabrication substrate. Metallization lines electrically connect the IC devices with the contacts. The inventor also contemplates wafers having electrical connection vias in place on the wafers in preparation as a product for further fabrication. A method embodiment of the invention describes methods of fabricating such surface mountable chips.Type: GrantFiled: March 23, 2006Date of Patent: March 31, 2009Assignee: National Semiconductor CorporationInventor: D. Michael Flint, Jr.
-
Publication number: 20090057844Abstract: A semiconductor device 1 comprises a semiconductor substrate 2 having a through hole 3. A first insulation layer 4 having an opening 4a equal in diameter to the through hole 3 covers a front surface of the semiconductor substrate 2, and a first wiring layer 5 is formed thereon to cover the opening 4a. Further, a second insulation layer 6 is formed in the through hole 3 and on a rear surface of the semiconductor substrate 2. The second insulation layer 6 is formed to be in contact with an inner side of the first wiring layer 5 and has, in its contact portion, a plurality of small openings 6a smaller in diameter than the opening 4 of the first insulation layer 4. Further, a second wiring layer 7 is formed to fill the inside of the through hole 3, and the second wiring layer 7 is in contact with the inner side of the first wiring layer 5 via the small openings 6a of the second insulation layer 6.Type: ApplicationFiled: September 3, 2008Publication date: March 5, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kazumasa Tanida, Masahiro Sekiguchi
-
Publication number: 20090051012Abstract: A through-hole interconnection structure for a semiconductor wafer, in which: the each wafer includes at least a first wafer and a second wafer electrically connected to the first wafer; an electrical signal connecting section of the second wafer is provided to protrude from a bonding surface of the second wafer, the bonding surface being bonded with the first wafer; and the electrical signal connecting section has a cross section with a curved line or two or more straight lines extending in different directions when the second wafer is seen along a cross section parallel to the bonding surface.Type: ApplicationFiled: August 20, 2008Publication date: February 26, 2009Applicant: HONDA MOTOR CO., LTD.Inventor: Takanori MAEBASHI
-
Patent number: 7495335Abstract: A method of forming a protective structure on a top metal line on an interconnect structure is disclosed. The method includes providing a plate opening in the passivation layer on the top metal line and forming a protective plate in the plate opening on the top metal line.Type: GrantFiled: May 16, 2005Date of Patent: February 24, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: I-Ling Kuo
-
Publication number: 20090039472Abstract: A process and structure for enabling the creation of reliable electrical through-via connections in a semiconductor substrate and a process for filling vias. Problems associated with under etch, over etch and flaring of deep Si RIE etched through-vias are mitigated, thereby vastly improving the integrity of the insulation and metallization layers used to convert the through-vias into highly conductive pathways across the Si wafer thickness. By using an insulating collar structure in the substrate in one case and by filling the via in accordance with the invention in another case, whole wafer yield of electrically conductive through vias is greatly enhanced.Type: ApplicationFiled: June 26, 2008Publication date: February 12, 2009Inventors: Paul S. Andry, John U. Knickerbocker, Michelle L. Steen, Cornelia K. Tsang
-
Publication number: 20090026450Abstract: A thin film transistor array substrate comprising a base substrate, a first wire on the base substrate, a first insulating layer on the base substrate to cover the first wire, a semiconductor layer on the first insulating layer, a second insulating layer on the first insulating layer on which the semiconductor layer is formed, and a second wire on the second insulating layer on the second insulating layer is provided, and a portion of the second wire makes contact with the semiconductor layer through the contact hole.Type: ApplicationFiled: June 17, 2008Publication date: January 29, 2009Inventors: Eun-Guk LEE, Chang-Oh Jeong, Je-Hun Lee, Do-Hyun Kim, Soon-Kwon Lim
-
Publication number: 20090020855Abstract: A multi-chip device and method of stacking a plurality substantially identical chips to produce the device are provided. The multi-chip device, or circuit, includes at least one through-chip via providing a parallel connection between signal pads from at least two chips, and at least one through-chip via providing a serial or daisy chain connection between signal pads from at least two chips. Common connection signal pads are arranged symmetrically about a center line of the chip with respect to duplicate common signal pads. Input signal pads are symmetrically disposed about the center line of the chip with respect to corresponding output signal pads. The chips in the stack are alternating flipped versions of the substantially identical chip to provide for this arrangement. At least one serial connection is provided between signal pads of stacked and flipped chips when more than two chips are stacked.Type: ApplicationFiled: September 24, 2008Publication date: January 22, 2009Applicant: MOSAID TECHNOLOGIES INCORPORATEDInventor: Hong Beom PYEON
-
Patent number: 7479704Abstract: A substrate improving immobilization of ball pads for BGA packages mainly comprises a substrate core, a plurality of ball pads and a solder resist layer. Each of the ball pads has a metal pad and at least a metal nail. The metal pads are adhered on a surface of the substrate core and the metal nails are embedded into but not penetrate the substrate core. The solder resist layer is formed over the substrate core and exposes the metal pads. By utilizing the shapes of the ball pads to increase bonding area between the ball pads and the substrate core, a separation or crack occurring at the interface between the metal pads and the substrate core can be substantially avoided.Type: GrantFiled: January 10, 2007Date of Patent: January 20, 2009Assignee: Powertech Technology Inc.Inventor: Wen-Jeng Fan
-
Publication number: 20090008792Abstract: The 3D chip-stack package comprises a component-embedded plate and a side IC. The PCB has a plurality of conductive contacts. The component-embedded plate comprises a dielectric layer; an active component embedded in the dielectric layer, one surface of each active component exposed outside the dielectric layer, the active components having a plurality of TSVs (Through Silicon Via), one ends of the TSVs exposed outside the exposed surface, the other ends of the TSVs corresponding to the conductive contacts of the PCB; and an electrical circuit on the dielectric layer and in electrical connection between the other ends of the TSVs of the active component and the corresponding conductive contacts of the PCB, respectively. The side IC has a plurality of pads. The pads are electrically connected with the exposed ends of the TSVs of the active component.Type: ApplicationFiled: September 10, 2008Publication date: January 8, 2009Inventors: Cheng-Ta Ko, Su Tsai Lu
-
Publication number: 20080315367Abstract: There is provided a wiring substrate. The wiring substrate includes: a semiconductor substrate having a through hole; an insulating film provided to cover an upper surface, a lower surface and a first surface of the semiconductor substrate, the first surface corresponding to a side surface of the through hole; a through electrode provided in the through hole; a first wiring pattern disposed on an upper surface side of the semiconductor substrate and coupled to the through electrode; and a second wiring pattern disposed on a lower surface side of the semiconductor substrate and coupled to the through electrode. A first air gap is provided between the first wiring pattern and the insulating film formed on the upper surface, and a second air gap is provided between the second wiring pattern and the insulating film formed on the lower surface.Type: ApplicationFiled: June 19, 2008Publication date: December 25, 2008Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Kei MURAYAMA
-
Publication number: 20080315368Abstract: A method of manufacturing a semiconductor device includes providing a semiconductor substrate having first and second main surfaces opposite to each other. A trench is formed in the semiconductor substrate at the first main surface. The trench extends to a first depth position in the semiconductor substrate. The trench is lined with the dielectric material. The trench is filled with a conductive material. An electrical component is electrically connected to the conductive material exposed at the first main surface. A cap is mounted to the first main surface. The cap encloses the electrical component and the electrical connection.Type: ApplicationFiled: September 2, 2008Publication date: December 25, 2008Applicant: ICEMOS TECHNOLOGY CORPORATIONInventors: Cormac MacNamara, Conor Brogan, Hugh J. Griffin, Robin Wilson
-
Publication number: 20080296776Abstract: A method of manufacturing an electrical conductor for a semiconductor device having one or more layers includes etching from a first surface to a second surface of at least one layer of the device to form a channel having a wall extending from the first surface to the second surface. The channel defines a gap extending from the first surface to the second surface. An insulating layer is provided on the channel wall. Conductive material is patterned on the channel wall to form multiple separate electrical conductors, which are insulated from material of the at least one layer by the insulating layer, thereon, such that the gap that extends from the first surface to the second surface is maintained. A corresponding semiconductor device is also provided.Type: ApplicationFiled: May 29, 2008Publication date: December 4, 2008Applicant: INFINEON TECHNOLOGIES SENSONOR ASInventors: Terje Skog, Svein Moller Nilsen
-
Publication number: 20080296735Abstract: In the present invention, a first circuit pattern 3 composing a semiconductor element is formed on the front side of a substrate 1, a first insulating layer 2 is formed on the first circuit pattern 3, solder electrodes 5 for external connection are formed on the first insulating layer 2, a second insulating layer 6 is formed on the backside of the substrate 1, a second circuit pattern 7 is formed on the second insulating layer 6, through vias 8 are formed to connect the first circuit pattern 3 and the second circuit pattern 7, chip passive components 9 are placed on the second circuit pattern 7, and the backside of the substrate is integrally molded with epoxy resin 10 such that the epoxy resin 10 covers the chip passive components 9.Type: ApplicationFiled: May 28, 2008Publication date: December 4, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Hideki Takehara, Kazuki Tateoka
-
Publication number: 20080272466Abstract: Methods for forming a via and a conductive path are disclosed. The methods include forming a via within a wafer with cyclic etch/polymer phases, followed by an augmented etch phase. The resulting via may include a first portion having a substantially uniform cross section and a second portion in the form of a hollow ball, extending laterally further within the wafer than the first portion. Backgrinding the wafer to the second portion of the via may create a vent. A conductive path may be formed by filling the via with a conductive material, such as solder. Flux gases may escape through the vent. The wafer surrounding the second portion of the via may be removed, exposing a conductive element in the shape of a ball, the shape of the second portion of the via. Semiconductor devices including the conductive paths of the present invention are also disclosed.Type: ApplicationFiled: July 17, 2008Publication date: November 6, 2008Applicant: Micron Technology, Inc.Inventor: Rickie C. Lake
-
Publication number: 20080272476Abstract: A semiconductor device is manufactured by, first, providing a wafer designated with a saw street guide. The wafer is taped with a dicing tape. The wafer is singulated along the saw street guide into a plurality of dies having a plurality of gaps between each of the plurality of dies. The dicing tape is stretched to expand the plurality of gaps to a predetermined distance. An organic material is deposited into each of the plurality of gaps. A top surface of the organic material is substantially coplanar with a top surface of a first die of the plurality of dies. A plurality of via holes is formed in the organic material. Each of the plurality of via holes is patterned to each of a plurality of bond pad locations on the plurality of dies. A conductive material is deposited in each of the plurality of via holes.Type: ApplicationFiled: May 4, 2007Publication date: November 6, 2008Applicant: STATS CHIPPAC, LTD.Inventors: Byung Tai DO, Heap Hoe KUAN
-
Patent number: 7442641Abstract: A method of processing a semiconductor device is provided. The method includes providing a semiconductor device supported by a carrier structure. The carrier structure defines a plurality of vias from a first surface of the carrier structure adjacent the semiconductor device to a second surface of the carrier structure. The method also includes extending a conductor through one of the vias such that a first end of the conductor at least partially extends below the second surface. The method also includes electrically coupling another portion of the conductor to a portion of the semiconductor device.Type: GrantFiled: May 5, 2005Date of Patent: October 28, 2008Assignee: Kulicke and Soffa Industries, Inc.Inventors: David T. Beatson, Jamin Ling
-
Publication number: 20080258267Abstract: A method of producing a semiconductor device which can reliably perform conductor filling to form a through hole electrode by a simple method is provided. A method of producing a semiconductor device of the present invention includes the steps of thinning a substrate from its back side in a state in which a first supporting body is attached to the front side of the substrate, removing the first supporting body from the substrate and attaching a second supporting body having an opening to the back side of the substrate, forming a through hole communicating with the opening of the second supporting body in the substrate before or after attaching the second supporting body, forming an insulating film within the through hole, and filling a conductor into the through hole of the substrate.Type: ApplicationFiled: February 8, 2006Publication date: October 23, 2008Inventor: Hiroaki Nakashima
-
Publication number: 20080251890Abstract: A method of forming a buffer layer for a nitride compound semiconductor light emitting device includes placing a sapphire (Al2O3) substrate in a reaction chamber; introducing a nitrogen source gas into a reaction chamber; and annealing the substrate in a state where the nitrogen source gas is introduced into the reaction chamber, to form an AlN compound layer on the substrate. The AlN compound layer having intermediate properties between those of the substrate and a semiconductor layer is formed between the substrate and the semiconductor layer. Thus, an interface space between the AlN compound layer and the buffer layer or the semiconductor layer that is to be formed on the AlN compound layer becomes smaller and a crystal stress also becomes smaller, thereby reducing a crack that may be generated due to differences in lattice constant and thermal expansion coefficient between the substrate and the semiconductor layer.Type: ApplicationFiled: March 9, 2007Publication date: October 16, 2008Applicant: SEOUL OPTO DEVICE CO., LTD.Inventor: Hyun Kyu Park
-
Publication number: 20080237808Abstract: Disclosed is a semiconductor device in which emitter pad electrodes connected to an active region, collector and base pad electrodes are formed on a surface of a semiconductor substrate. Furthermore, on a back surface of the semiconductor substrate, a backside electrode is formed. Moreover, the emitter pad electrodes connected to a grounding potential are connected to the backside electrode through feedthrough electrodes penetrating the semiconductor substrate in a thickness direction.Type: ApplicationFiled: June 6, 2008Publication date: October 2, 2008Applicants: Sanyo Electric Co., Ltd., Kanto Semiconductors Co., Ltd.Inventors: Hirotoshi Kubo, Yukari Shirahata, Shigehito Matsumoto, Masamichi Yamamuro, Koujiro Kameyama, Mitsuo Umemoto
-
Publication number: 20080230918Abstract: A semiconductor integrated circuit, including an input/output cell including signal terminals, wherein the signal terminal of the input/output cell is connected to an internal circuit via an interconnect wiring. The signal terminal of the I/O cell includes a plurality of (e.g., four) conductive layers. Each pair of adjacent ones of the plurality of conductive layers are connected together by a via. One of the plurality of conductive layers to which a via of the largest diameter is connected (e.g., the fourth conductive layer) is formed with a width such that only one of the largest-diameter via can be accommodated. Therefore, it is possible to suppress the migration of atoms from the interconnect wiring to the input terminal of the I/O cell, and to suppress the open failure of the via formed on the interconnect wiring.Type: ApplicationFiled: March 14, 2008Publication date: September 25, 2008Inventor: Masahiro Gion
-
Publication number: 20080217784Abstract: A substrate has at least one feedthrough with at least one channel from a first main surface of the substrate to a second main surface of the substrate. The at least one channel is closed off with a first material. The at least one closed-off channel is filled with an electrically conductive second material.Type: ApplicationFiled: October 19, 2007Publication date: September 11, 2008Inventors: Florian Binder, Stephen Dertinger, Barbara Hasler, Alfred Martin, Grit Sommer, Holger Torwesten
-
Publication number: 20080185708Abstract: The present invention provides a stackable semiconductor having an interconnect board for providing electrical interconnections, the package includes a plurality of solders disposing onto the interconnect board; and a conducting metal pin passing through each solder and the interconnect board, the metal pins having at least one end disposes on the semiconductor package, wherein when a plurality of the stackable semiconductor packages are stacked together, the exposed end of the corresponding conducting pins are bonded together. A method of manufacturing the same is also provided.Type: ApplicationFiled: June 6, 2007Publication date: August 7, 2008Applicant: Bridge Semiconductor CorporationInventors: Cheng-Chung Chen, Chia-Chung Wang, Tan Chin Hock, Charles W.C. Lin