Arrangements For Conducting Electric Current Within Device In Operation From One Component To Another, Interconnections, E.g., Wires, Lead Frames (epo) Patents (Class 257/E23.141)

  • Patent number: 12293986
    Abstract: The present application provides a method for forming chip packages and a chip package. The method comprises arranging a plurality of interconnect devices at intervals on a surface of a carrier and assembling a plurality of chipsets over the interconnect devices. Each chipset comprises at least two chips electrically connected through an interconnect device. A front surface of each chip facing the carrier is provided with a plurality of first bumps. The method further comprises forming a molded package layer whereby the plurality of chipsets and the plurality of interconnect devices are embedded in the molded package layer; removing the carrier and thinning the molded package layer to expose the first bumps; forming second bumps on the surface on one side of the molded package layer where the first bumps are exposed; and dicing the molded package layer to obtain a plurality of package units. Thus, a flexible and low-cost packaging scheme is provided for multi-chip interconnection.
    Type: Grant
    Filed: December 4, 2021
    Date of Patent: May 6, 2025
    Assignee: Yibu Semiconductor Co., Ltd.
    Inventor: Weiping Li
  • Patent number: 12293992
    Abstract: A semiconductor device includes a rigid flex circuit that has a first rigid region and a second rigid region that are electrically connected by a flexible portion. A first die is mounted to a first side of the first rigid region. A second die is mounted to a second side of the second rigid region. The first and second sides are on opposite sides of the rigid flex circuit. The flexible portion is bent to hold the first and second rigid regions in generally vertical alignment with each other.
    Type: Grant
    Filed: July 24, 2023
    Date of Patent: May 6, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Kelvin Tan Aik Boo, Seng Kim Ye, Chin Hui Chong, Hong Wan Ng
  • Patent number: 12288780
    Abstract: A semiconductor package including: a package substrate; an interposer on the package substrate; a chip stack on the interposer, the chip stack including a plurality of first semiconductor chips that are stacked in a first direction; a second semiconductor chip on the interposer and spaced apart from the chip stack in a second direction intersecting the first direction; and a first signal pad, a second signal pad, and a power/ground pad on a top surface of the interposer, wherein the chip stack is mounted on the first signal pad, wherein the second semiconductor chip is mounted on the second signal pad, wherein the chip stack and the second semiconductor chip are connected to the power/ground pad, and wherein the power/ground pad overlaps a portion of the chip stack and a portion of the second semiconductor chip.
    Type: Grant
    Filed: May 25, 2022
    Date of Patent: April 29, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Ju-Youn Choi, Kyoung Lim Suk, Wonjae Lee
  • Patent number: 12278251
    Abstract: An image sensor includes a sensor chip and a logic chip. The sensor chip includes a first substrate, an upper bonding layer, a first wiring layer, and the logic chip includes a second substrate, a lower bonding layer, a second wiring layer. The upper and lower bonding layers contact each other, with the upper bonding layer including an upper dielectric layer, an upper conductive pad, an upper shield structure, and an upper wiring line, and the lower bonding layer including a lower dielectric layer, a lower conductive pad, a lower shield structure, and a lower wiring line. The upper wiring line, upper conductive pad, and upper shield structure being one body, and the lower wiring line, lower conductive pad, and lower shield structure being one body, the upper and lower conductive pads overlap and contact each other, and the upper and lower wiring lines overlap and contact each other.
    Type: Grant
    Filed: August 24, 2021
    Date of Patent: April 15, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Dongyoung Jang, Seokho Kim, Eungkyu Lee
  • Patent number: 12278168
    Abstract: Provided is a semiconductor device including a base layer and an interconnect structure on the base layer, the interconnect structure including: a 1st metal line on the base layer; a 1st top via vertically protruded from the 1st metal line without a connection surface therebetween; an isolation layer on the 1st metal line and the 1st top via; and a planarization stop layer vertically and laterally on the isolation layer.
    Type: Grant
    Filed: September 16, 2024
    Date of Patent: April 15, 2025
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Joongsuk Oh, Jaemyung Choi, Kang-Ill Seo
  • Patent number: 12273026
    Abstract: Provided is a step-down converter including: a step-down transformer including a primary-side coil and a secondary-side coil; a resin molded body integrally molded through use of a non-conductive resin together with the primary-side coil and the secondary-side coil; and a rectifier element, wherein the resin molded body has a mounting surface on which the rectifier element is to be mounted, wherein the secondary-side coil includes a first plate-shaped terminal, wherein the first plate-shaped terminal is exposed from the resin molded body in the mounting surface, wherein, on the mounting surface, a second plate-shaped terminal is provided in parallel to the first plate-shaped terminal across a gap, wherein the rectifier element is bonded to both of the first plate-shaped terminal and the second plate-shaped terminal by soldering, and wherein the non-conductive resin has a melting point higher than a melting point of the solder.
    Type: Grant
    Filed: December 20, 2021
    Date of Patent: April 8, 2025
    Assignee: Mitsubishi Electric Corporation
    Inventors: Hirofumi Inoue, Kosuke Inoue
  • Patent number: 12266590
    Abstract: Implementations of a semiconductor package may include one or more power semiconductor die included in a die module; a first heat sink directly coupled to one or more source pads of the die module; a second heat sink directly coupled to one or more drain pads of the die module; a gate contact coupled with one or more gate pads of the die module; and a coating coupled directly to the die module. The gate contact may be configured to extend through an immersion cooling enclosure.
    Type: Grant
    Filed: June 15, 2022
    Date of Patent: April 1, 2025
    Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
    Inventors: Inpil Yoo, Jerome Teysseyre, Oseob Jeon, Keunhyuk Lee, Michael J. Seddon
  • Patent number: 12261121
    Abstract: A circuit device having an interlayer dielectric with pillar-type air gaps and a method of forming the circuit device are disclosed. In an exemplary embodiment, the method comprises receiving a substrate and depositing a first layer over the substrate. A copolymer layer that includes a first constituent polymer and a second constituent polymer is formed over the first layer. The first constituent polymer is selectively removed from the copolymer layer. A first region of the first layer corresponding to the selectively removed first constituent polymer is etched. The etching leaves a second region of the first layer underlying the second constituent polymer unetched. A metallization process is performed on the etched substrate, and the first layer is removed from the second region to form an air gap. The method may further comprise depositing a dielectric material within the etched first region.
    Type: Grant
    Filed: July 28, 2023
    Date of Patent: March 25, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Chih Wei Lu, Chung-Ju Lee, Tien-I Bao
  • Patent number: 12255125
    Abstract: A semiconductor structure includes a substrate, a via, a conductive pillar, and a core layer. The via is located in the substrate. The conductive pillar is located in the via, and the conductive pillar is provided with a groove extended inwards from an upper surface of the conductive pillar. The core layer is located in the groove, a Young modulus of the core layer is less than that of the conductive pillar.
    Type: Grant
    Filed: January 27, 2022
    Date of Patent: March 18, 2025
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Chih-Cheng Liu
  • Patent number: 12230613
    Abstract: A semiconductor package includes a first connection die including a semiconductor substrate and an interconnect structure, and a first die stack disposed on the first connection die and including stacked dies, each of the stacked dies including a semiconductor substrate and an interconnect structure including a first connection line that is electrically connected to the interconnect structure of the first connection die. An angle formed between a plane of the first connection die and a plane of each stacked die ranges from about 45° to about 90°.
    Type: Grant
    Filed: August 3, 2023
    Date of Patent: February 18, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company Limited
    Inventors: Jen-Yuan Chang, Chia-Ping Lai
  • Patent number: 12218104
    Abstract: A method for forming a chip package structure is provided. The method includes forming a first molding layer surrounding a first chip structure. The method includes disposing a second chip structure over the first chip structure and the first molding layer. The method includes forming a second molding layer surrounding the second chip structure and over the first chip structure and the first molding layer. The method includes forming a third molding layer surrounding the first molding layer and the second molding layer. The method includes disposing a third chip structure over the second chip structure, the second molding layer and the third molding layer. The method includes forming a fourth molding layer surrounding the third chip structure and over the second chip structure, the second molding layer, and the third molding layer.
    Type: Grant
    Filed: August 9, 2022
    Date of Patent: February 4, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Wei-Yu Chen, An-Jhih Su
  • Patent number: 12219752
    Abstract: The present disclosure provides a method of manufacturing a semiconductor structure and a semiconductor structure. The method includes: providing a base and forming, on the base, a bit line contact region provided with a first groove; forming a first bit line contact layer in the first groove, wherein the first bit line contact layer in the first groove defines a second groove; forming a diffusion layer in the second groove, wherein the diffusion layer in the second groove defines a third groove; forming, in the third groove, a second bit line contact layer provided with a gap; and processing the diffusion layer.
    Type: Grant
    Filed: January 24, 2022
    Date of Patent: February 4, 2025
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventors: Cheng Chen, Hai-Han Hung, Chun-Chieh Huang, Xiaoling Wang
  • Patent number: 12213325
    Abstract: Methods, systems, and devices for techniques for manufacturing a double electrode memory array are described. A memory device may be fabricated using a sequence of fabrication steps that include depositing a first stack of materials including a conductive layer, an interface layer, and a first electrode layer. The first stack of materials may be etched to form a first set of trenches. A second stack of materials may be deposited on top of the first stack of materials. The second stack may include a second electrode layer in contact with the first electrode layer, a storage layer, and a third electrode layer. The second stack of materials may be etched to form a second set of trenches above the first set of trenches, and filled with a sealing layer and a dielectric material. The sealing layer may not extend substantially into the first set of trenches.
    Type: Grant
    Filed: October 12, 2021
    Date of Patent: January 28, 2025
    Assignee: Micron Technology, Inc.
    Inventors: Anna Maria Conti, Andrea Gotti, Pavan Reddy K. Aella
  • Patent number: 12211713
    Abstract: The disclosure is and includes at least an apparatus, system and method for a ramped electrical interconnection for use in semiconductor fabrications. The apparatus, system and method includes at least a first semiconductor substrate having thereon a first electrical circuit comprising first electrical components; a second semiconductor substrate at least partially covering the first electrical circuit, and having thereon a second electrical circuit comprising second electrical components; a ramp formed through the second semiconductor substrate between at least one of the first electrical components and at least one of the second electrical components; and an additively manufactured conductive trace formed on the ramp to electrically connect the at least one first electrical component and the at least one second electrical component.
    Type: Grant
    Filed: December 5, 2023
    Date of Patent: January 28, 2025
    Inventors: Lim Lai Ming, Zambri Bin Samsudin
  • Patent number: 12189071
    Abstract: A mobile docking device is configured to receive seismic acquisition units. The mobile docking device includes a container having a front opening, a docking module located within the container, the docking module having plural docking bays, each docking bay being configured to receive one of the seismic acquisition units through the front opening, a removable front wall configured to be attached to the container to cover the front opening to secure the seismic acquisition units, and handles attached to the container. The removable front wall biases the seismic acquisition units to maintain a direct electrical connection between tubular pins of the plural docking bays and pins of the seismic acquisition units during transport of the mobile docking device.
    Type: Grant
    Filed: July 29, 2022
    Date of Patent: January 7, 2025
    Assignee: SERCEL
    Inventors: Cyrille Bernard, Mathieu Sanche, Bertrand Tijou
  • Patent number: 12166007
    Abstract: A semiconductor package includes: a base substrate; a semiconductor chip stack including a plurality of semiconductor chips stacked on the base substrate in a first direction and each having an upper surface on which a plurality of pads are disposed; and bonding wire structures electrically connecting the base substrate and the semiconductor chips. The semiconductor chip stack includes a lower semiconductor chip stack and an upper semiconductor chip stack on the lower semiconductor chip stack. The plurality of semiconductor chips include a first semiconductor chip at an uppermost portion of the lower semiconductor chip stack and second semiconductor chips. The plurality of pads include first pads, aligned in a second direction, and second pads, spaced apart from the first pads in a third direction. The first pad on the first semiconductor chip, has an area larger than an area of each of the first pads on the second semiconductor chips.
    Type: Grant
    Filed: February 25, 2022
    Date of Patent: December 10, 2024
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Byeonguk Jeon
  • Patent number: 12166114
    Abstract: Semiconductor device structures and methods for manufacturing the same are provided. The semiconductor device structure includes a substrate, a first nitride semiconductor layer, a second nitride semiconductor layer, a gate electrode, a first electrode, a first via and a second via. The substrate has a first surface and a second surface. The first nitride semiconductor layer is disposed on the first surface of the substrate. The second nitride semiconductor layer is disposed on the first nitride semiconductor layer and has a bandgap exceeding that of the first nitride semiconductor layer. The gate electrode and the first electrode are disposed on the second nitride semiconductor layer. The first via extends from the second surface and is electrically connected to the first electrode. The second via extends from the second surface. The depth of the first via is different from the depth of the second via.
    Type: Grant
    Filed: January 27, 2021
    Date of Patent: December 10, 2024
    Assignee: INNOSCIENCE (SUZHOU) SEMICONDUCTOR CO., LTD.
    Inventors: Jingyu Shen, Qiyue Zhao, Chunhua Zhou, Chao Yang, Wuhao Gao, Yu Shi, Baoli Wei
  • Patent number: 12165930
    Abstract: An adaptive modeling method for generating misregistration data for a semiconductor device wafer (SDW) including calculating a fitting function for a group of SDWs (GSDW) having units, including measuring an SDW in said GSDW, thereby generating test data sets corresponding to the units, removing non-unit-specific values (NUSVs) from the test data sets, thereby generating cleaned test data sets, and analyzing the cleaned test data sets, thereby generating the fitting function, and generating misregistration data for at least one additional SDW (ASDW) in the GSDW, including measuring the ASDW, thereby generating run data sets, removing NUSVs from the run data sets, thereby generating cleaned run data sets, fitting each of the cleaned run data sets to the fitting function, thereby generating coefficient sets, and calculating misregistration data for the ASDW, at least partially based on the fitting function and the coefficient sets.
    Type: Grant
    Filed: March 25, 2022
    Date of Patent: December 10, 2024
    Assignee: KLA Corporation
    Inventors: Amnon Manassen, Vladimir Levinski, Daria Negri, Nireekshan K. Reddy
  • Patent number: 12155318
    Abstract: A power converter includes a semiconductor modules, a capacitor, a housing, a shield layer and a collar member. The capacitor is electrically connected to the semiconductor modules. The housing houses at least the semiconductor modules and the capacitor. The shield layer is electrically conductive and provided on and covers at least one of inner and outer surfaces of the housing. The collar member is electrically conductive and integrated with the housing. The collar member is configured to allow a fastener to be inserted through the collar member such that the housing is fixed to a vehicle-side member via the fastener. The collar member is electrically conductively joined to the shield layer.
    Type: Grant
    Filed: August 1, 2022
    Date of Patent: November 26, 2024
    Assignee: DENSO CORPORATION
    Inventors: Tatsuya Murakami, Yuuta Hashimoto
  • Patent number: 12148838
    Abstract: An active via is taught which comprises at least one via and at least one transistor which acts as a switch element. The resulting active via can be used with 1D, 2.5D or 3D chips to: control circuit elements; reduce EMI between vias; increase the density of vias; improve power and thermal efficiencies of chips; simplify power, data and other routing networks on chips; enable a higher level stacking of dies or layers in a chip while maintaining modularity; etc. A control strategy system can be provided to remove the supply of power to one or more regions of the chip when the regions are not in use and to supply power to those regions when the regions are in use, or to control input and output to regions of the chip. The active vias can be fabricated with Back or Front End Of Line processes.
    Type: Grant
    Filed: January 3, 2024
    Date of Patent: November 19, 2024
    Assignee: ZINITE CORPORATION
    Inventors: Douglas W. Barlage, Lhing Gem Shoute
  • Patent number: 12125792
    Abstract: A method of forming a semiconductor device, includes forming an active region; forming first, second and third metal-to-drain/source (MD) contact structures which extend in a first direction, and correspondingly overlap and electrically couple to the active region; forming a via-to-via (V2V) rail which extends in a second direction perpendicular to the first direction, overlaps at least the first MD contact structure and the third MD contact structures; forming a first via-to-MD (VD) structure over, and electrically coupled to, the first MD contact structure and the V2V rail; and forming a first conductive segment which overlaps the V2V rail, is in a first metallization layer, and is electrically coupled to the first VD structure.
    Type: Grant
    Filed: March 30, 2023
    Date of Patent: October 22, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Jung-Chan Yang, Chi-Yu Lu, Hui-Zhong Zhuang, Chih-Liang Chen
  • Patent number: 12108543
    Abstract: A testing substrate includes a first build-up structure and a ceramic substrate. The ceramic substrate is arranged on the first build-up structure. The first bonding interface between the first build-up structure and the ceramic substrate includes a dielectric-to-dielectric bonding interface and a metal-to-metal bonding interface. A manufacturing method of a testing substrate and a probe card are also provided.
    Type: Grant
    Filed: March 9, 2022
    Date of Patent: October 1, 2024
    Assignee: HERMES TESTING SOLUTIONS INC.
    Inventors: Chiao-Pei Chen, Chun-Hsiung Chou
  • Patent number: 12080692
    Abstract: A semiconductor device includes: a metal sheet; an insulating pattern provided on the metal sheet; a power circuit pattern and a signal circuit pattern that are provided on the insulating pattern; a power semiconductor chip mounted on the power circuit pattern; and a control semiconductor chip that is mounted on the signal circuit pattern and controls the power semiconductor chip. The power semiconductor chip is bonded to the power circuit pattern with a first die bonding material comprised of copper, and the control semiconductor chip is bonded to the signal circuit pattern with a second die bonding material.
    Type: Grant
    Filed: January 19, 2022
    Date of Patent: September 3, 2024
    Assignee: Mitsubishi Electric Corporation
    Inventors: Keisuke Eguchi, Hiroyuki Masumoto
  • Patent number: 12062898
    Abstract: A method for manufacturing a busbar (1), in particular a laminated busbar (1), configured for mounting an electronic component, in particular a passive electronic component such as a capacitor, on the busbar (1), comprising: providing a first conductive layer (11) made from aluminum, providing a first connector element (15) for connecting the first conductive layer (11) and the electronic component, wherein the first connector element (15) is at least partially covered with nickel and/or tin, and creating an bond between the first conductive layer (11) and the first connector element (15) by laser welding.
    Type: Grant
    Filed: April 29, 2019
    Date of Patent: August 13, 2024
    Assignee: ROGERS BV
    Inventors: Wei Shi, Liang Tang
  • Patent number: 12058803
    Abstract: A circuit board assembly is applied to the field of electronic communications technologies to resolve a prior-art heat dissipation problem of a circuit board. The circuit board assembly combines, on a second circuit board, low-speed signals transmitted between a plurality of I/O modules and an IC chip, and then transmits the combined low-speed signals to the IC chip by using a low-speed cable. A low-speed signal sent by the IC chip to the plurality of I/O modules is extended to a plurality of low-speed signals on the second circuit board, and then the plurality of low-speed signals are separately sent to the plurality of I/O modules. This may be applied to a scenario in which a relatively large quantity of electronic components need to be disposed on a circuit board.
    Type: Grant
    Filed: September 26, 2023
    Date of Patent: August 6, 2024
    Assignee: HUAWEI TECHNOLOGIES CO., LTD.
    Inventors: Chaojun Deng, Fei Ma, Wei Fang, Zhiwen Yang, Chungang Li, Shun Hao
  • Patent number: 12046561
    Abstract: A structure including a first semiconductor die, an interposer and a first insulating encapsulation is provided. The first semiconductor die includes a semiconductor substrate, an interconnect structure disposed on the semiconductor substrate and conductive vias disposed on the interconnect structure. The interposer includes a dielectric layer and through vias penetrating through the dielectric layer. The first insulating encapsulation laterally encapsulates the first semiconductor die and the interposer, wherein a thickness of the dielectric layer of the interposer substantially equals to a thickness of the first semiconductor die and a thickness of the first insulating encapsulation.
    Type: Grant
    Filed: July 25, 2022
    Date of Patent: July 23, 2024
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Tsung-Fu Tsai, Szu-Wei Lu
  • Patent number: 12033929
    Abstract: Package-on-package systems for packaging semiconductor devices. In one embodiment, a package-on-package system comprises a first semiconductor package device and a second semiconductor package device. The first package device includes a base substrate including a first side having a die-attach region and a peripheral region, a first semiconductor die attached to the base substrate at the die-attach region, wherein the first semiconductor die has a front side facing the first side of the base substrate and a backside spaced apart from the first side of the base substrate by a first distance, and a high density interconnect array in the perimeter region of the base substrate outside of the die-attach region. The interconnect array has a plurality of interconnects that extend from the first side of the base substrate by a second distance greater than the first distance. The second semiconductor device package is electrically coupled corresponding individual interconnects.
    Type: Grant
    Filed: October 4, 2021
    Date of Patent: July 9, 2024
    Inventors: Owen R. Fay, Jack E. Murray
  • Patent number: 12027455
    Abstract: A method of forming a semiconductor structure includes bonding a first die and a second die to a first side of a first interposer and to a first side of a second interposer, respectively, where the first interposer is laterally adjacent to the second interposer; encapsulating the first interposer and the second interposer with a first molding material; forming a first recess in a second side of the first interposer opposing the first side of the first interposer; forming a second recess in a second side of the second interposer opposing the first side of the second interposer; and filling the first recess and the second recess with a first dielectric material.
    Type: Grant
    Filed: June 29, 2022
    Date of Patent: July 2, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Weiming Chris Chen, Kuo-Chiang Ting, Shang-Yun Hou
  • Patent number: 12029049
    Abstract: A memory device includes a substrate, an electrical channel layer, a first electrode, a resistive switching layer, a second electrode, and a conductive structure. The electrical channel layer is disposed on the substrate. The first electrode is disposed on the substrate and extends into the electrical channel layer. The resistive switching layer is disposed between the first electrode and the electrical channel layer. The second electrode is disposed on the electrical channel layer. The conductive structure connects the electrical channel layer and the second electrode.
    Type: Grant
    Filed: December 16, 2020
    Date of Patent: July 2, 2024
    Assignee: WINBOND ELECTRONICS CORP.
    Inventors: Po-Yen Hsu, Bo-Lun Wu, Tse-Mian Kuo, Wei-Che Chang, Shuo-Che Chang
  • Patent number: 12009289
    Abstract: A semiconductor package and a method of manufacturing a semiconductor package. As a non-limiting example, various aspects of this disclosure provide a semiconductor package, and method of manufacturing thereof, that comprises a substrate having a first surface and a second surface opposite to the first surface, and comprising at least one first recess portion formed in a direction ranging from the first surface toward the second surface, a plurality of first recess conductive patterns formed in the first recess portion, and a first passive element inserted into the first recess portion of the substrate and having a first electrode and a second electrode electrically connected to the plurality of first recess conductive patterns.
    Type: Grant
    Filed: October 14, 2021
    Date of Patent: June 11, 2024
    Assignee: Amkor Technology Singapore Holding Pte. Ltd.
    Inventors: Jae Ung Lee, Yung Woo Lee, EunNaRa Cho, Dong Hyun Bang, Wook Choi, KooWoong Jeong, Byong Jin Kim, Min Chul Shin, Ho Jeong Lim, Ji Hyun Kim, Chang Hun Kim
  • Patent number: 11990419
    Abstract: Techniques and mechanisms for providing physically unclonable function (PUF) circuitry at a substrate which supports coupling to an integrated circuit (IC) chip. In an embodiment, the substrate comprises an array of electrodes which extend in a level of metallization at a side of the insulator layer. A cap layer, disposed on the array, is in contact with the electrodes and with a portion of the insulator layer which is between the electrodes. A material of the cap layer has a different composition or microstructure than the metallization. Regions of the cap layer variously provide respective impedances each between a corresponding two electrodes. In other embodiments, the substrate includes (or couples to) integrated circuitry that is operable to determine security information based on the detection of one or more such impedances.
    Type: Grant
    Filed: June 18, 2020
    Date of Patent: May 21, 2024
    Assignee: Intel Corporation
    Inventors: Georgios Dogiamis, Feras Eid, Adel Elsherbini, David Johnston, Jyothi Bhaskarr Velamala, Rachael Parker
  • Patent number: 11948808
    Abstract: A method for manufacturing a semiconductor device and a semiconductor device produced thereby. For example and without limitation, various aspects of this disclosure provide a method for manufacturing a semiconductor device, and a semiconductor device produced thereby, that comprises an interposer without through silicon vias.
    Type: Grant
    Filed: December 6, 2021
    Date of Patent: April 2, 2024
    Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.
    Inventors: Dong Jin Kim, Jin Han Kim, Won Chul Do, Jae Hun Bae, Won Myoung Ki, Dong Hoon Han, Do Hyung Kim, Ji Hun Lee, Jun Hwan Park, Seung Nam Son, Hyun Cho, Curtis Zwenger
  • Patent number: 11881467
    Abstract: A semiconductor package includes a first connection structure having first and second surfaces and including a first redistribution layer, a first semiconductor chip disposed on the first surface and having a first connection pad electrically connected to the first redistribution layer, a second semiconductor chip disposed around the first semiconductor chip on the first surface and having a second connection pad electrically connected to the first redistribution layer, an interconnection bridge disposed on the second surface to be spaced apart from the second surface and connected to the first redistribution layer through a connection member to electrically connect the first and second connection pads to each other, and a second connection structure disposed on the second surface to embed the interconnection bridge and including a second redistribution layer electrically connected to the first redistribution layer.
    Type: Grant
    Filed: July 13, 2022
    Date of Patent: January 23, 2024
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Jungho Shim, Han Kim, Chulkyu Kim
  • Patent number: 11869846
    Abstract: An interposer routing structure includes a first trace layer, a bump layer, a second trace layer and a third trace layer. The first trace layer is configured to receive a power. The bump layer is coupled to a die. The second trace layer and the third trace layer are coupled between the first trace layer and the bump layer, and include multiple ground traces and multiple power traces. The ground traces are located on both sides of at least one of the power traces, so that the ground traces isolate the at least one power trace and multiple signal traces. The power traces of the second trace layer are coupled to each other by a connecting power trace, and the ground traces of the third trace layer are coupled to each other by a connecting ground trace.
    Type: Grant
    Filed: May 5, 2023
    Date of Patent: January 9, 2024
    Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Sheng-Fan Yang, Hao-Yu Tung, Hung-Yi Chang, Wei-Chiao Wang, Yi-Tzeng Lin
  • Patent number: 11868699
    Abstract: An integrated circuit includes a first and second active region, a first insulating region, and a first and second contact. The first and second active regions extend in a first direction, are in a substrate, and are located on a first level. The first active region includes a first drain/source region and a second drain/source region. The second active region includes a third drain/source region. The first insulating region is over the first drain/source region. The first contact extends in a second direction, overlaps the third drain/source region, is electrically coupled to the third drain/source region and is located on a second level. The second contact extends in at least the second direction, overlaps the first insulating region and the first contact. The second contact is electrically insulated from the first drain/source region, is electrically coupled to the third drain/source region, and is located on a third level.
    Type: Grant
    Filed: December 13, 2022
    Date of Patent: January 9, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD
    Inventors: Pochun Wang, Yu-Jung Chang, Hui-Zhong Zhuang, Ting-Wei Chiang
  • Patent number: 11869842
    Abstract: Embodiments disclosed herein include electronic packages. In an embodiment, an electronic package comprises a package substrate, wherein the package substrate comprises a first routing architecture. In an embodiment, the electronic package further comprises a first die on the package substrate, a second die on the package substrate, wherein the first die is electrically coupled to the second die by a bridge embedded in the package substrate, and a routing patch on the package substrate. In an embodiment, the routing patch is electrically coupled to the second die, and wherein the routing patch comprises a second routing architecture that is different than the first routing architecture.
    Type: Grant
    Filed: July 24, 2019
    Date of Patent: January 9, 2024
    Assignee: Intel Corporation
    Inventors: Sanka Ganesan, Robert L. Sankman, Arghya Sain, Sri Chaitra Jyotsna Chavali, Lijiang Wang, Cemil Geyik
  • Patent number: 11862699
    Abstract: A semiconductor structure includes: a substrate with conductive contact regions; a bit line structure and an isolation wall located on a sidewall of the bit line structure, the isolation wall includes at least one isolation layer including a first isolation part close to the bit line structure and a second isolation part deviating from the same, the second isolation part has doped ions, such that it has a greater hardness than the first isolation part, or has a smaller dielectric constant than the first isolation part; and a capacitor contact hole, which exposes the conductive contact region, and has a top width greater than a bottom width in a direction parallel to an orientation of the bit line structure.
    Type: Grant
    Filed: September 30, 2021
    Date of Patent: January 2, 2024
    Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.
    Inventor: Jingwen Lu
  • Patent number: 11862492
    Abstract: The disclosure is and includes at least an apparatus, system and method for a ramped electrical interconnection for use in semiconductor fabrications. The apparatus, system and method includes at least a first semiconductor substrate having thereon a first electrical circuit comprising first electrical components; a second semiconductor substrate at least partially covering the first electrical circuit, and having thereon a second electrical circuit comprising second electrical components; a ramp formed through the second semiconductor substrate between at least one of the first electrical components and at least one of the second electrical components; and an additively manufactured conductive trace formed on the ramp to electrically connect the at least one first electrical component and the at least one second electrical component.
    Type: Grant
    Filed: August 2, 2021
    Date of Patent: January 2, 2024
    Assignee: JABIL INC.
    Inventors: Lim Lai Ming, Zambri Bin Samsudin
  • Patent number: 11854984
    Abstract: A semiconductor package includes a first semiconductor die, a second semiconductor die, a semiconductor bridge, an integrated passive device, a first redistribution layer, and connective terminals. The second semiconductor die is disposed beside the first semiconductor die. The semiconductor bridge electrically connects the first semiconductor die with the second semiconductor die. The integrated passive device is electrically connected to the first semiconductor die. The first redistribution layer is disposed over the semiconductor bridge. The connective terminals are disposed on the first redistribution layer, on an opposite side with respect to the semiconductor bridge. The first redistribution layer is interposed between the integrated passive device and the connective terminals.
    Type: Grant
    Filed: March 2, 2020
    Date of Patent: December 26, 2023
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Chen-Hsuan Tsai, Chin-Chuan Chang, Szu-Wei Lu, Tsung-Fu Tsai
  • Patent number: 11854920
    Abstract: An embedded chip package according to an embodiment of the present application may include at least one chip and a frame surrounding the at least one chip, the chip having a terminal face and a back face separated by a height of the chip, the frame having a height equal to or larger than the height of the chip, wherein the gap between the chip and the frame is fully filled with a photosensitive polymer dielectric, the terminal face of the chip being coplanar with the frame, a first wiring layer being formed on the terminal face of the chip and a second wiring layer being formed on the back face of the chip.
    Type: Grant
    Filed: May 12, 2020
    Date of Patent: December 26, 2023
    Assignee: Zhuhai ACCESS Semiconductor Co., Ltd.
    Inventors: Xianming Chen, Jindong Feng, Benxia Huang, Lei Feng, Wenshi Wang
  • Patent number: 11842962
    Abstract: The present disclosure, in some embodiments, relates to an integrated chip. The integrated chip includes a first interconnect arranged within an inter-level dielectric (ILD) layer. The first interconnect has opposing sidewalls that are both laterally separated from closest neighboring interconnects within the ILD layer by one or more air-gaps along a cross-sectional view. A second interconnect is arranged within the ILD layer. The ILD layer laterally contacts opposing sidewalls of the second interconnect as viewed along the cross-sectional view.
    Type: Grant
    Filed: July 27, 2022
    Date of Patent: December 12, 2023
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Tai-I Yang, Cheng-Chi Chuang, Yung-Chih Wang, Tien-Lu Lin
  • Patent number: 11823982
    Abstract: A semiconductor chip may include: a body portion with a front surface and a rear surface; a pair of through electrodes penetrating the body portion; an insulating layer disposed over the rear surface of the body portion and the pair of through electrodes; and a rear connection electrode disposed over the insulating layer and connected simultaneously with the pair of through electrodes, wherein a distance between the pair of through electrodes is greater than twice a thickness of the insulating layer.
    Type: Grant
    Filed: January 30, 2023
    Date of Patent: November 21, 2023
    Assignee: SK hynix Inc.
    Inventors: Ho Young Son, Sung Kyu Kim, Mi Seon Lee
  • Patent number: 11798886
    Abstract: A semiconductor device includes a semiconductor substrate, a semiconductor layer, a first insulating film, and a conductive film. The semiconductor layer is formed on the semiconductor substrate. A first trench reaching the semiconductor substrate is formed within the semiconductor layer. The first insulating film is formed on the inner side surface of the first trench such that a portion of the semiconductor substrate is exposed in the first trench. The conductive film is electrically connected with the semiconductor substrate and formed on the inner side surface of the first trench through the first insulating film. In plan view, a first length of the first trench in an extending direction of the first trench is greater than a second length of the first trench in a width direction perpendicular to the extending direction, and equal to or less than 30 ?m.
    Type: Grant
    Filed: October 6, 2022
    Date of Patent: October 24, 2023
    Assignee: RENESAS ELECTRONICS CORPORATION
    Inventors: Hirokazu Sayama, Fumihiko Hayashi, Junjiro Sakai
  • Patent number: 11791303
    Abstract: A semiconductor package may include a semiconductor chip on a package substrate. The semiconductor package may include a plurality of conductive connections connecting the semiconductor chip to the package substrate may be disposed, a plurality of towers which are apart from one another and each include a plurality of memory chips may be disposed, wherein a lowermost memory chip of each of the plurality of towers overlaps the semiconductor chip from a top-down view. The semiconductor package further includes a plurality of adhesive layers be attached between the lowermost memory chip of each of the plurality of towers and the semiconductor chip.
    Type: Grant
    Filed: January 19, 2023
    Date of Patent: October 17, 2023
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Hyungu Kang, Jaekyu Sung
  • Patent number: 11769746
    Abstract: A semiconductor package includes a substrate, through-electrodes penetrating the substrate, first bumps spaced apart from each other in a first direction parallel to a top surface of the substrate and electrically connected to the through-electrodes, respectively, and at least one second bump disposed between the first bumps and electrically insulated from the through-electrodes. The first bumps and the at least one second bump constitute one row in the first direction. A level of a bottom surface of the at least one second bump from the top surface of the substrate is a substantially same as levels of bottom surfaces of the first bumps from the top surface of the substrate.
    Type: Grant
    Filed: March 2, 2021
    Date of Patent: September 26, 2023
    Assignee: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Ae-Nee Jang, KyungSeon Hwang, SunWon Kang
  • Patent number: 11723191
    Abstract: Disclosed are a semiconductor memory device and a method of fabricating the same. The device includes a substrate including an active pattern with doped regions, a gate electrode crossing the active pattern between the doped regions, a bit line crossing the active pattern and being electrically connected to one of the doped regions, a spacer on a side surface of the bit line, a first contact coupled to another of the doped regions and spaced apart from the bit line with the spacer interposed therebetween, a landing pad on the first contact, and a data storing element on the landing pad. The another of the doped regions has a top surface, an upper side surface, and a curved top surface that extends from the top surface to the upper side surface. The first contact is in contact with the curved top surface and the upper side surface.
    Type: Grant
    Filed: March 4, 2021
    Date of Patent: August 8, 2023
    Inventors: Minsu Choi, Myeong-Dong Lee, Hyeon-Woo Jang, Keunnam Kim, Sooho Shin, Yoosang Hwang
  • Patent number: 11683988
    Abstract: A device includes a conductive feature, a dielectric layer, a bottom electrode via, and a liner layer. The dielectric layer is over the conductive feature. The bottom electrode via is in the dielectric layer and over the conductive feature. A topmost surface of the bottom electrode via is substantially flat. A liner layer cups an underside of the bottom electrode via. The liner layer has a topmost end substantially level with the topmost surface of the bottom electrode via.
    Type: Grant
    Filed: April 2, 2021
    Date of Patent: June 20, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Tai-Yen Peng, Hui-Hsien Wei, Wei-Chih Wen, Pin-Ren Dai, Chien-Min Lee, Sheng-Chih Lai, Han-Ting Tsai, Chung-Te Lin
  • Patent number: 11682580
    Abstract: An interconnect structure and a method of forming an interconnect structure are disclosed. The interconnect structure includes a lower etch stop layer (ESL); a middle low-k (LK) dielectric layer over the lower ESL; a supporting layer over the middle LK dielectric layer; an upper LK dielectric layer over the supporting layer; an upper conductive feature in the upper LK dielectric layer, wherein the upper conductive feature is through the supporting layer; a gap along an interface of the upper conductive feature and the upper LK dielectric layer; and an upper ESL over the upper LK dielectric layer, the upper conductive feature, and the gap.
    Type: Grant
    Filed: August 9, 2021
    Date of Patent: June 20, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Jeng-Shiou Chen, Chih-Yuan Ting
  • Patent number: 11680317
    Abstract: The invention includes apparatus and methods for instantiating and quantum printing materials, such as elemental metals, in a nanoporous carbon powder.
    Type: Grant
    Filed: April 19, 2022
    Date of Patent: June 20, 2023
    Assignee: Quantum Elements Development Inc.
    Inventor: Christopher J. Nagel
  • Patent number: 11678493
    Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes an Nth metal layer in a memory region and a periphery region, the periphery region spanning a wider area than the memory region, a plurality of magnetic tunneling junctions (MTJs) over the Nth metal layer, the plurality of MTJs having at least one of mixed pitches and mixed sizes, a top electrode via over each of the plurality of MTJs; and an (N+M)th metal layer over the plurality of MTJs. A method for manufacturing the semiconductor structure is also disclosed.
    Type: Grant
    Filed: June 21, 2021
    Date of Patent: June 13, 2023
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
    Inventors: Alexander Kalnitsky, Sheng-Huang Huang, Harry-Hak-Lay Chuang, Jiunyu Tsai, Hung Cho Wang