Avalanche Diode (e.g., Zener Diode) (epo) Patents (Class 257/E29.335)
-
Patent number: 11936178Abstract: An overvoltage protection device includes first and second semiconductor devices arranged in an anti-serial configuration with a conductive link connected between the first and second semiconductor devices at a central node of the overvoltage protection device, a first terminal connection to a terminal of the first semiconductor device that is opposite from the central node, a second terminal connection to a terminal of the second semiconductor device that is opposite from the central node. A total capacitance of elements in a first transmission path that is between the first terminal connection and the central node substantially matches a total capacitance of elements in a second transmission path that is between the second terminal connection and the central node. The total capacitance of elements in the second transmission path includes a self-capacitance of the conductive link.Type: GrantFiled: September 21, 2020Date of Patent: March 19, 2024Assignee: Infineon Technologies AGInventors: Egle Tylaite, Joost Adriaan Willemen
-
Patent number: 9035434Abstract: A semiconductor device having first and second portions with opposite conductivity types. There are first through fourth layers in the semiconductor device. A peak value of the impurity concentration of the fourth layer is higher than the peak value of the impurity concentration of the second layer and lower than the peak value of the impurity concentration of a first portion of the third layer. The fourth layer includes a third portion located on the first portion and a fourth portion which is located on the second portion. The semiconductor device allows a decrease in the forward voltage drop and also allows an improvement of the safe operating area tolerance. Thus, it is possible to decrease the forward voltage drop, improve the maximum reverse voltage, and suppress oscillations at the time of recovery.Type: GrantFiled: March 3, 2010Date of Patent: May 19, 2015Assignee: Mitsubishi Electric CorporationInventor: Katsumi Nakamura
-
Patent number: 9018729Abstract: An avalance diode including, between two heavily-doped regions of opposite conductivity types arranged at the surface of a semiconductor region, a lightly-doped region, with length L of the lightly-doped region between the heavily-doped regions approximately ranging between 50 and 200 nm.Type: GrantFiled: May 16, 2013Date of Patent: April 28, 2015Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics SAInventors: Raul Andres Bianchi, Pascal Fonteneau
-
Patent number: 8975661Abstract: An asymmetrical bidirectional protection component formed in a semiconductor substrate of a first conductivity type, including: a first implanted area of the first conductivity type; a first epitaxial layer of the second conductivity type on the substrate and the first implanted area; a second epitaxial layer of the second conductivity type on the first epitaxial layer, the second layer having a doping level different from that of the first layer; a second area of the first conductivity type on the outer surface of the epitaxial layer, opposite to the first area; a first metallization covering the entire lower surface of the substrate; and a second metallization covering the second area.Type: GrantFiled: August 16, 2011Date of Patent: March 10, 2015Assignee: STMicroelectronics (Tours) SASInventor: Benjamin Morillon
-
Patent number: 8878343Abstract: A field effect semiconductor device includes a semiconductor body having a main horizontal surface and a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type arranged between the first semiconductor region and the main horizontal surface, an insulating layer arranged on the main horizontal surface, and a first metallization arranged on the insulating layer. The first and second semiconductor regions form a pn-junction. The semiconductor body further has a deep trench extending from the main horizontal surface vertically below the pn-junction and including a conductive region insulated from the first semiconductor region and the second semiconductor region, and a narrow trench including a polycrystalline semiconductor region extending from the first metallization, through the insulating layer and at least to the conductive region.Type: GrantFiled: March 25, 2013Date of Patent: November 4, 2014Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Anton Mauder, Frank Pfirsch, Hans-Joachim Schulze
-
Patent number: 8841740Abstract: A single-photon avalanche diode assembly, the diode including a central terminal and a peripheral terminal, the peripheral terminal being connected to an input of a comparator and to a first power supply terminal by a first resistor, the central terminal being connected by a conductive track to a second power supply terminal, a second resistor being arranged in series on said conductive track.Type: GrantFiled: December 6, 2012Date of Patent: September 23, 2014Assignee: STMicroelectronics (Grenoble 2) SASInventors: John Brunel, Andrew Holmes
-
Patent number: 8835977Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: GrantFiled: December 19, 2012Date of Patent: September 16, 2014Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 8829548Abstract: A light emitting device package includes: an undoped semiconductor substrate having first and second surfaces opposed to each other; first and second conductive vias penetrating the undoped semiconductor substrate; a light emitting device mounted on one region of the first surface; a bi-directional Zener diode formed by doping an impurity on the second surface of the undoped semiconductor substrate and having a Zener breakdown voltage in both directions; and first and second external electrodes formed on the second surface of the undoped semiconductor substrate such that they connect the first and second conductive vias to both ends of the bi-directional Zener diode region, respectively.Type: GrantFiled: July 20, 2012Date of Patent: September 9, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong In Yang, Sung Tae Kim, Yong Il Kim, Su Yeol Lee, Seung Wan Chae, Hyung Duk Ko, Yung Ho Ryu
-
Patent number: 8829650Abstract: A zener diode in a SiGe BiCMOS process is disclosed. An N-type region of the zener diode is formed in an active region and surrounded by an N-deep well. A pseudo buried layer is formed under each of the shallow trench field oxide regions on a corresponding side of the active region, and the N-type region is connected to the pseudo buried layers via the N-deep well. The N-type region has its electrode picked up by deep hole contacts. A P-type region of the zener diode is formed of a P-type ion implanted region in the active region. The P-type region is situated above and in contact with the N-type region, and has a doping concentration greater than that of the N-type region. The P-type region has its electrode picked up by metal contact. A method of fabricating zener diode in a SiGe BiCMOS process is also disclosed.Type: GrantFiled: January 4, 2013Date of Patent: September 9, 2014Assignee: Shanghai Hua Hong Nec Electronics Co., Ltd.Inventors: Donghua Liu, Jun Hu, Wenting Duan, Wensheng Qian, Jing Shi
-
Patent number: 8791547Abstract: The invention relates to an avalanche diode that can be employed as an ESD protection device. An avalanche ignition region is formed at the p-n junction of the diode and includes an enhanced defect concentration level to provide rapid onset of avalanche current. The avalanche ignition region is preferably formed wider than the diode depletion zone, and is preferably created by placement, preferably by ion implantation, of an atomic specie different from that of the principal device structure. The doping concentration of the placed atomic specie should be sufficiently high to ensure substantially immediate onset of avalanche current when the diode breakdown voltage is exceeded. The new atomic specie preferably comprises argon or nitrogen, but other atomic species can be employed. However, other means of increasing a defect concentration level in the diode depletion zone, such as an altered annealing program, are also contemplated.Type: GrantFiled: January 21, 2008Date of Patent: July 29, 2014Assignee: Infineon Technologies AGInventors: Jens Schneider, Kai Esmark, Martin Wendel
-
Patent number: 8785971Abstract: A transient voltage suppressor without leakage current is disclosed, which comprises a P-substrate. There is an N-type epitaxial layer formed on the P-substrate, and a first N-heavily doped area, a first P-heavily doped area, an electrostatic discharge (ESD) device and at least one deep isolation trench are formed in the N-epitaxial layer. A first N-buried area is formed in the bottom of the N-epitaxial layer to neighbor the P-substrate and located below the first N-heavily doped area and the first P-heavily doped area. The ESD device is coupled to the first N-heavily doped area. The deep isolation trench is not only adjacent to the first N-heavily doped area, but has a depth greater than a depth of the first N-buried area, thereby separating the first N-buried area and the ESD device.Type: GrantFiled: November 23, 2011Date of Patent: July 22, 2014Assignee: Amazing Microelectronic Corp.Inventors: Che-Hao Chuang, Kun-Hsien Lin, Ryan Hsin-Chin Jiang
-
Patent number: 8779543Abstract: A semiconductor device that may include an avalanche photodiode (APD), the APD may include: a first doped region of a first polarity; a buried guard ring of a second polarity, the second polarity is opposite to the first polarity, the buried guard ring is spaced apart from the first doped region and is positioned below the first doped region; a well of the second polarity, wherein the well interfaces the first doped region to form a p-n junction; and a second doped region of the second polarity, the second doped region is spaced apart from the first doped region.Type: GrantFiled: September 16, 2012Date of Patent: July 15, 2014Assignee: Technion Research and Development Foundation Ltd.Inventors: Yael Nemirovsky, Vitali Savuskan, Sharon Bar-Lev Shefi, Igor Brouk, Gil Visokolov, Amos Fenigstein, Tomer Leitner
-
Patent number: 8729605Abstract: Provided is a semiconductor device in which on-resistance is largely reduced. In a region (2a) of an N type epitaxial layer (2) of the semiconductor device 20, each region between neighboring trenches (3) is blocked with a depletion layer (14) formed around a trench (3) so that a current passage (12) is interrupted, while a part of the depletion layer (14) formed around the trench (3) is deleted so that the current passage (12) is opened. In a region (2b), a junction portion (8) between the N type epitaxial layer (2) and a P+ type diffusion region (7) makes a Zener diode (8).Type: GrantFiled: June 11, 2012Date of Patent: May 20, 2014Assignee: Rohm Co., Ltd.Inventor: Masaru Takaishi
-
Patent number: 8637875Abstract: Apparatuses and systems for photon detection can include a first optical sensing structure structured to absorb light at a first optical wavelength; and a second optical sensing structure engaged with the first optical sensing structure to allow optical communication between the first and the second optical sensing structures. The second optical sensing structure can be structured to absorb light at a second optical wavelength longer than the first optical wavelength and to emit light at the first optical wavelength which is absorbed by the first optical sensing structure. Apparatuses and systems can include a bandgap grading region.Type: GrantFiled: July 13, 2009Date of Patent: January 28, 2014Assignee: The Regents of the University of CaliforniaInventors: Hod Finkelstein, Sadik C. Esener, Yu-Hwa Lo, Kai Zhao, James Cheng, Sifang You
-
Patent number: 8574945Abstract: An embodiment of an array of Geiger-mode avalanche photodiodes, wherein each photodiode is formed by a body of semiconductor material, having a first conductivity type, housing a first cathode region, of the second conductivity type, and facing a surface of the body, an anode region, having the first conductivity type and a higher doping level than the body, extending inside the body, and facing the surface laterally to the first cathode region and at a distance therefrom, and an insulation region extending through the body and insulating an active area from the rest of the body, the active area housing the first cathode region and the anode region. The insulation region is formed by a mirror region of metal material, a channel-stopper region having the second conductivity type, surrounding the mirror region, and a coating region, of dielectric material, arranged between the mirror region and the channel-stopper region.Type: GrantFiled: September 22, 2011Date of Patent: November 5, 2013Assignee: STMicroelectronics S.r.l.Inventors: Delfo Nunziato Sanfilippo, Emilio Antonio Sciacca, Piero Giorgio Fallica, Salvatore Antonio Lombardo
-
Patent number: 8564099Abstract: A semiconductor structure and a method for manufacturing the same are provided. The semiconductor structure comprises a diode. The diode comprises a first doped region, a second doped region and a third doped region. The first doped region and the third doped region have a first conductivity type. The second doped region has a second conductivity type opposite to the first conductivity type. The second doped region and the third doped region are separated from each other by the first doped region. The third doped region has a first portion and a second portion adjacent to each other. The first portion and the second portion are respectively adjacent to and away from the second doped region. A dopant concentration of the first portion is bigger than a dopant concentration of the second portion.Type: GrantFiled: July 19, 2011Date of Patent: October 22, 2013Assignee: Macronix International Co., Ltd.Inventors: Chieh-Chih Chen, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 8541865Abstract: The present invention relates to a semiconductor device, comprising a semiconductor substrate (102) with a thickness of less than 100 micrometer and with a first substrate side and an opposite second substrate side. A plurality of at least four monolithically integrated Zener or avalanche diodes (164,166,168,170) with a reverse breakdown voltage of less than 20 V are defined in the semiconductor substrate and connected with each other in a series connection. The diodes are defined in a plurality of mutually isolated substrate islands (120,122,124,126) in the semiconductor substrate, at least one diode per substrate island. The substrate islands are laterally surrounded by through-substrate isolations extending from the first to the second substrate side and comprising a filling (128) that electrically isolates a respective substrate island from a respective laterally surrounding area of the semiconductor substrate.Type: GrantFiled: October 22, 2008Date of Patent: September 24, 2013Assignee: NXP B.V.Inventors: Jean-Marc Yannou, Johannes Van Zwol, Emmanuel Savin
-
Patent number: 8492866Abstract: Disclosed is a Zener diode having a scalable reverse-bias breakdown voltage (Vb) as a function of the position of a cathode contact region relative to the interface between adjacent cathode and anode well regions. Specifically, cathode and anode contact regions are positioned adjacent to corresponding cathode and anode well regions and are further separated by an isolation region. However, while the anode contact region is contained entirely within the anode well region, one end of the cathode contact region extends laterally into the anode well region. The length of this end can be predetermined in order to selectively adjust the Vb of the diode (e.g., increasing the length reduces Vb of the diode and vice versa). Also disclosed are an integrated circuit, incorporating multiple instances of the diode with different reverse-bias breakdown voltages, a method of forming the diode and a design structure for the diode.Type: GrantFiled: January 9, 2012Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Frederick G. Anderson, Natalie B. Feilchenfeld, David L. Harmon, Richard A. Phelps, Yun Shi, Michael J. Zierak
-
Publication number: 20130175670Abstract: An exemplary embodiment illustrates a zener diode structure, wherein the zener diode structure includes a first-type semiconductor layer, a second-type semiconductor layer, a first electrode, a second electrode, and an insulation layer. The second-type semiconductor layer is disposed in a designated area in the first-type semiconductor layer. The first electrode is disposed on the bottom side of the first-type semiconductor layer. The second electrode is disposed above the first-type and the second-type semiconductor layers in corresponding to the central area of the second-type semiconductor layer. The insulation layer is disposed above the first-type and the second-type semiconductor layers surrounding the second electrode. The disclosed zener structure having the insulation layer can reduce the short circuit issue resulting from overflow of an adhesive material during the zener diode packaging process.Type: ApplicationFiled: July 6, 2012Publication date: July 11, 2013Applicant: LEXTAR ELECTRONICS CORP.Inventor: FU-SIN CHEN
-
Patent number: 8476673Abstract: A diode has a semiconductor layer and cathode and anode electrodes on a surface of the semiconductor layer. The semiconductor layer has cathode and anode regions respectively contacting the cathode and anode electrodes. The anode region has a first diffusion region having high surface concentration, a second diffusion region having intermediate surface concentration, and a third diffusion region having low surface concentration. The first diffusion region is covered with the second and third diffusion regions. The second diffusion region has a first side surface facing the cathode region, a second side surface opposite to the cathode region, and a bottom surface extending between the first and second side surfaces. The third diffusion region covers at least one of the first corner part connecting the first side surface with the bottom surface and the second corner part connecting the second side surface with the bottom surface.Type: GrantFiled: November 15, 2011Date of Patent: July 2, 2013Assignee: DENSO CORPORATIONInventors: Norihito Tokura, Satoshi Shiraki, Shigeki Takahashi, Shinya Sakurai, Takashi Suzuki
-
Patent number: 8471293Abstract: An embodiment of an array of Geiger-mode avalanche photodiodes, wherein each photodiode is formed by a body of semiconductor material, having a first conductivity type, housing a first cathode region, of the second conductivity type, and facing a surface of the body, an anode region, having the first conductivity type and a higher doping level than the body, extending inside the body, and facing the surface laterally to the first cathode region and at a distance therefrom, and an insulation region extending through the body and insulating an active area from the rest of the body, the active area housing the first cathode region and the anode region. The insulation region is formed by a mirror region of metal material, a channel-stopper region having the second conductivity type, surrounding the mirror region, and a coating region, of dielectric material, arranged between the mirror region and the channel-stopper region.Type: GrantFiled: January 20, 2009Date of Patent: June 25, 2013Assignee: STMicroelectronics S.r.l.Inventors: Delfo Nunziato Sanfilippo, Emilio Antonio Sciacca, Piero Giorgio Fallica, Salvatore Antonio Lombardo
-
Patent number: 8445992Abstract: A lateral avalanche photodiode structure including a substrate, a PN diode and a metal layer is provided. The substrate has at least one first electrode area, at least one light receiving area, and at least one second electrode area which are arranged horizontally. The first electrode area is also an avalanche area, and the light receiving area is between the first electrode area and the second electrode area. The PN diode is disposed in the substrate in the first electrode area. The metal layer is disposed on the substrate and covers the first electrode area and the second electrode area, but does not cover the light receiving area.Type: GrantFiled: September 22, 2011Date of Patent: May 21, 2013Assignee: National Central UniversityInventors: Yue-Ming Hsin, Fang-Ping Chou, Zi-Ying Li, Ching-Wen Wang
-
Patent number: 8431959Abstract: In one embodiment, a bi-directional ESD device is formed to have a third harmonic at frequencies no less than about one gigahertz wherein the third harmonic has a magnitude that is no greater than about minus thirty five dBm.Type: GrantFiled: October 19, 2010Date of Patent: April 30, 2013Assignee: Semiconductor Components Industries, LLCInventors: T. Jordan Davis, Ali Salih
-
Patent number: 8431958Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate including a low-side steering diode, a high-side steering diode integrated with a main Zener diode for suppressing a transient voltage. The low-side steering diode and the high-side steering diode integrated with the Zener diode are disposed in the semiconductor substrate and each constituting a vertical PN junction as vertical diodes in the semiconductor substrate whereby reducing a lateral area occupied by the TVS device. In an exemplary embodiment, the high-side steering diode and the Zener diode are vertically overlapped with each other for further reducing lateral areas occupied by the TVS device.Type: GrantFiled: October 1, 2008Date of Patent: April 30, 2013Assignee: Alpha and Omega Semiconductor LTDInventor: Madhur Bobde
-
Patent number: 8421117Abstract: In a semiconductor device including a protection diode for preventing electrostatic breakdown employing a low capacitance protection diode, an occupation area of a Zener diode as a voltage limiting element is not needed on a front surface of a semiconductor substrate. A P+ type embedded diffusion layer is formed in a P+ type semiconductor substrate. This is then covered by a non-doped first epitaxial layer. A high resistivity N type second epitaxial layer is then formed on the first epitaxial layer. The second epitaxial layer is divided by a P+ isolation layer into a first protection diode forming region and a second protection diode forming region. An N+ type embedded layer extending from the front surface of the first epitaxial layer of the first protection diode forming region to the first epitaxial layer and the second epitaxial layer, and so on are then formed. A Zener diode is formed by a P+ type upward diffusion layer extending from the P+ type embedded diffusion layer and the N+ type embedded layer.Type: GrantFiled: June 14, 2011Date of Patent: April 16, 2013Assignee: ON Semiconductor Trading, Ltd.Inventors: Keiji Mita, Kentaro Ooka
-
Publication number: 20130075747Abstract: Semiconductor devices and methods for making such devices are described. These devices contain a semiconductor substrate with a first portion containing an integrated circuit device connected to a gate pad in an upper portion of the substrate and a second portion containing a Zener diode having a ESD rating up to about 10000 Volts, where the Zener diode is located around the periphery of the substrate. MW radiation can be used to form a single crystal Si material in a trench of the Zener diode 20, reducing the grain boundaries per unit area of the Zener diode by growing (or re-growing) the Si grains to a larger size while consuming the smaller grains. Thus, the leakage current from the Zener diode does not increase when the cross-sectional area of the Zener diode is increased from just surrounding the gate pad to encompass more of the substrate. Other embodiments are described.Type: ApplicationFiled: September 14, 2012Publication date: March 28, 2013Inventor: Robert J. Purtell
-
Publication number: 20130026604Abstract: A lateral avalanche photodiode structure including a substrate, a PN diode and a metal layer is provided. The substrate has at least one first electrode area, at least one light receiving area, and at least one second electrode area which are arranged horizontally. The first electrode area is also an avalanche area, and the light receiving area is between the first electrode area and the second electrode area. The PN diode is disposed in the substrate in the first electrode area. The metal layer is disposed on the substrate and covers the first electrode area and the second electrode area, but does not cover the light receiving area.Type: ApplicationFiled: September 22, 2011Publication date: January 31, 2013Applicant: NATIONAL CENTRAL UNIVERSITYInventors: Yue-Ming Hsin, Fang-Ping Chou, Zi-Ying Li, Ching-Wen Wang
-
Publication number: 20130020680Abstract: A semiconductor structure and a method for manufacturing the same are provided. The semiconductor structure comprises a diode. The diode comprises a first doped region, a second doped region and a third doped region. The first doped region and the third doped region have a first conductivity type. The second doped region has a second conductivity type opposite to the first conductivity type. The second doped region and the third doped region are separated from each other by the first doped region. The third doped region has a first portion and a second portion adjacent to each other. The first portion and the second portion are respectively adjacent to and away from the second doped region. A dopant concentration of the first portion is bigger than a dopant concentration of the second portion.Type: ApplicationFiled: July 19, 2011Publication date: January 24, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chieh-Chih Chen, Cheng-Chi Lin, Shih-Chin Lien, Shyi-Yuan Wu
-
Patent number: 8338854Abstract: A transient-voltage suppressing (TVS) device disposed on a semiconductor substrate of a first conductivity type. The TVS includes a buried dopant region of a second conductivity type disposed and encompassed in an epitaxial layer of the first conductivity type wherein the buried dopant region extends laterally and has an extended bottom junction area interfacing with the underlying portion of the epitaxial layer thus constituting a Zener diode for the TVS device. The TVS device further includes a region above the buried dopant region further comprising a top dopant layer of a second conductivity type and a top contact region of a second conductivity type which act in combination with the epitaxial layer and the buried dopant region to form a plurality of interfacing PN junctions constituting a SCR acting as a steering diode to function with the Zener diode for suppressing a transient voltage.Type: GrantFiled: March 31, 2009Date of Patent: December 25, 2012Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Madhur Bobde, Lingpeng Guan, Anup Bhalla, Limin Weng
-
Patent number: 8304827Abstract: A semiconductor device includes a diode formed by making use of a DMOS transistor structure. In addition to such a DMOS transistor structure, the semiconductor device includes a second buried layer of the first conductivity type being provided on a first buried layer of a second conductivity type that is in a floating state. Moreover, the second buried layer of the first conductivity type and a second diffusion region of the first conductive type are connected by a first diffusion region of the first conductivity type. A first electrode is set as anode, and a second electrode and a third electrode are short-circuited and set as cathode.Type: GrantFiled: December 22, 2009Date of Patent: November 6, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Yuki Nakamura, Koji Shirai, Hirofumi Nagano, Jun Morioka, Tsubasa Yamada, Kazuaki Yamaura, Yasunori Iwatsu
-
Patent number: 8288839Abstract: A vertical transient voltage suppressing (TVS) device includes a semiconductor substrate of a first conductivity type where the substrate is heavily doped, an epitaxial layer of the first conductivity type formed on the substrate where the epitaxial layer has a first thickness, and a base region of a second conductivity type formed in the epitaxial layer where the base region is positioned in a middle region of the epitaxial layer. The base region and the epitaxial layer provide a substantially symmetrical vertical doping profile on both sides of the base region. In one embodiment, the base region is formed by high energy implantation. In another embodiment, the base region is formed as a buried layer. The doping concentrations of the epitaxial layer and the base region are selected to configure the TVS device as a punchthrough diode based TVS or an avalanche mode TVS.Type: GrantFiled: April 30, 2009Date of Patent: October 16, 2012Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Lingpeng Guan, Madhur Bobde, Anup Bhalla
-
Publication number: 20120211747Abstract: A PN junction includes first and second areas of silicon, wherein one of the first and second areas is n-type silicon and the other of the first and second areas is p-type silicon. The first area has one or more projections which at least partially overlap with the second area, so as to form at least one cross-over point, the cross-over point being a point at which an edge of the first area crosses over an edge of the second area.Type: ApplicationFiled: August 28, 2009Publication date: August 23, 2012Applicant: X-FAB SEMICONDUCTOR FOUNDRIES AGInventors: Paul Ronald Stribley, Soon Tat Kong
-
Patent number: 8222115Abstract: In one embodiment, high doped semiconductor channels are formed in a semiconductor region of an opposite conductivity type to increase the capacitance of the device.Type: GrantFiled: February 16, 2012Date of Patent: July 17, 2012Assignee: Semiconductor Components Industries, LLCInventors: David D. Marreiro, Sudhama C. Shastri, Gordon M. Grivna, Earl D. Fuchs
-
Patent number: 8217416Abstract: Provided are a light emitting device package and a method for fabricating the same. The light emitting device package comprises a substrate; a light emitting device on the substrate; a zener diode comprising a first conductive type impurity region and two second conductive type impurity regions, the first conductive type impurity region being disposed in the substrate, the two second conductive type impurity regions being separately disposed in two areas of the first conductive type impurity region; and a first electrode layer and a second electrode layer, each of them being electrically connected to the second conductive type impurity regions and the light emitting device.Type: GrantFiled: November 3, 2008Date of Patent: July 10, 2012Assignee: LG Innotek Co., Ltd.Inventors: Geun Ho Kim, Yong Seon Song, Yu Ho Won
-
Patent number: 8217419Abstract: Provided is a semiconductor device in which on-resistance is largely reduced. In a region (2a) of an N type epitaxial layer (2) of the semiconductor device 20, each region between neighboring trenches (3) is blocked with a depletion layer (14) formed around a trench (3) so that a current passage (12) is interrupted, while a part of the depletion layer (14) formed around the trench (3) is deleted so that the current passage (12) is opened. In a region (2b), a junction portion (8) between the N type epitaxial layer (2) and a P+ type diffusion region (7) makes a Zener diode (8).Type: GrantFiled: June 13, 2008Date of Patent: July 10, 2012Assignee: Rohm Co., Ltd.Inventor: Masaru Takaishi
-
Patent number: 8217422Abstract: A semiconductor power device integrated with a Gate-Source ESD diode for providing an electrostatic discharge (ESD) protection and a Gate-Drain clamp diode for drain-source avalanche protection. The semiconductor power device further includes a Nitride layer underneath the diodes and a thick oxide layer as an etching stopper layer for protecting a thin oxide layer on top surface of body region from over-etching.Type: GrantFiled: March 9, 2012Date of Patent: July 10, 2012Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 8217436Abstract: A CMOS single photon avalanche diode (SPAD) design uses conventional, or at least known, CMOS processes to produce a device having a breakdown region in which the main p-n junction is formed of a deep n-well layer, and optionally on the other side, a p-add layer. The SPAD may also have a guard ring region which comprises the p-epi layer without any implant. The SPAD may have curved or circular perimeters. A CMOS chip comprises SPADs as described and other NMOS devices all sharing the same deep n-well.Type: GrantFiled: July 7, 2009Date of Patent: July 10, 2012Assignee: STMicroelectronics (Research & Development) Ltd.Inventors: Robert K. Henderson, Justin Richardson
-
High fill-factor laser-treated semiconductor device on bulk material with single side contact scheme
Patent number: 8212327Abstract: The present disclosure provides systems and methods for configuring and constructing a single photo detector or array of photo detectors with all fabrications circuitry on a single side of the device. Both the anode and the cathode contacts of the diode are placed on a single side, while a layer of laser treated semiconductor is placed on the opposite side for enhanced cost-effectiveness, photon detection, and fill factor.Type: GrantFiled: August 9, 2010Date of Patent: July 3, 2012Assignee: SiOnyx, Inc.Inventors: Neal T. Kurfiss, James E. Carey, Xia Li -
Patent number: 8198703Abstract: A Zener diode is fabricated on a semiconductor substrate having semiconductor material thereon. The Zener diode includes a first well region having a first conductivity type, formed in the semiconductor material. The Zener diode also includes a first region having a second conductivity type, formed in the first well region (the second conductivity type is opposite the first conductivity type). The Zener diode also includes a second region having the first conductivity type, wherein the second region is formed in the first well region and overlying the first region. An electrode is formed in the first region, and the electrode is electrically coupled to the second region.Type: GrantFiled: January 18, 2010Date of Patent: June 12, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Xin Lin, Daniel J. Blomberg, Jiang-Kai Zuo
-
Patent number: 8188563Abstract: Techniques and apparatus for using single photon avalanche diode (SPAD) devices in various applications.Type: GrantFiled: July 21, 2007Date of Patent: May 29, 2012Assignee: The Regents of the University of CaliforniaInventors: Hod Finkelstein, Sadik C. Esener
-
Patent number: 8188507Abstract: Provided are a light emitting device package and a method for fabricating the same. The light emitting device package comprises a substrate; a light emitting device on the substrate; a zener diode comprising a first conductive type impurity region and two second conductive type impurity regions, the first conductive type impurity region being disposed in the substrate, the two second conductive type impurity regions being separately disposed in two areas of the first conductive type impurity region; and a first electrode layer and a second electrode layer, each of them being electrically connected to the second conductive type impurity regions and the light emitting device.Type: GrantFiled: November 3, 2008Date of Patent: May 29, 2012Assignee: LG Innotek Co., Ltd.Inventors: Geun Ho Kim, Yong Seon Song, Yu Ho Won
-
Patent number: 8164114Abstract: A semiconductor power device integrated with a Gate-Source ESD diode for providing an electrostatic discharge (ESD) protection and a Gate-Drain clamp diode for drain-source avalanche protection. The semiconductor power device further includes a Nitride layer underneath the diodes and a thick oxide layer as an etching stopper layer for protecting a thin oxide layer on top surface of body region from over-etching.Type: GrantFiled: July 19, 2011Date of Patent: April 24, 2012Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20120091504Abstract: In one embodiment, a bi-directional ESD device is formed to have a third harmonic at frequencies no less than about one gigahertz wherein the third harmonic has a magnitude that is no greater than about minus thirty five dBm.Type: ApplicationFiled: October 19, 2010Publication date: April 19, 2012Inventors: T. Jordan Davis, Ali Salih
-
Publication number: 20120080773Abstract: An embodiment of the present memory cell a first layer of a chosen conductivity type, and a second layer which includes ferroelectric semiconductor material of the opposite conductivity type, the layers forming a pn junction. The first layer may be a conjugated semiconductor polymer, or may also be of ferroelectric semiconductor material. The layers are provided between first and electrodes. In another embodiment, a single layer of a composite of conjugated semiconductor polymer and ferroelectric semiconductor material is provided between first and second electrodes. The various embodiments may be part of a memory array.Type: ApplicationFiled: December 9, 2011Publication date: April 5, 2012Inventor: Juri H. KRIEGER
-
Publication number: 20120074522Abstract: The present invention discloses a vertical zener diode structure, in which a deep N-sinker region and a P-implantation region of the zener diode are formed in an N-well within an epitaxial layer; the P-implantation region is closer to a silicon surface than the deep N-sinker region in a vertical direction. In this structure, as zener breakdown occurs at a position away from the silicon surface, the problem of a drift in the zener breakdown value can be improved. The present invention also discloses a manufacturing method of a vertical zener diode.Type: ApplicationFiled: September 21, 2011Publication date: March 29, 2012Inventors: Shuai Zhang, Ke Dong
-
Patent number: 8143701Abstract: In one embodiment, high doped semiconductor channels are formed in a semiconductor region of an opposite conductivity type to increase the capacitance of the device.Type: GrantFiled: December 3, 2009Date of Patent: March 27, 2012Assignee: Semiconductor Components Industries, LLCInventors: David D. Marreiro, Sudhama C. Shastri, Gordon M. Grivna, Earl D. Fuchs
-
Publication number: 20120061803Abstract: An asymmetrical bidirectional protection component formed in a semiconductor substrate of a first conductivity type, including: a first implanted area of the first conductivity type; a first epitaxial layer of the second conductivity type on the substrate and the first implanted area; a second epitaxial layer of the second conductivity type on the first epitaxial layer, the second layer having a doping level different from that of the first layer; a second area of the first conductivity type on the outer surface of the epitaxial layer, opposite to the first to area; a first metallization covering the entire lower surface of the substrate; and a second metallization covering the second area.Type: ApplicationFiled: August 16, 2011Publication date: March 15, 2012Applicant: STMicroelectronics (Tours) SASInventor: Benjamin Morillon
-
Patent number: 8115231Abstract: A semiconductor device includes an insulating film formed over a semiconductor substrate, a Zener diode formed above the insulating film, an interlayer film formed above the Zener diode, and a gate aluminum and a source aluminum formed above the interlayer film. The Zener diode is connected between the gate aluminum and the source aluminum. The Zener diode is formed by alternately joining an N type region and a P type region concentrically. The gate electrode includes a gate pad section. A planar shape of the Zener diode is substantially similar to a planer shape of the gate pad section. The gate pad section extends for a predetermined distance from an outermost edge of the P type region of the Zener diode to outside.Type: GrantFiled: July 24, 2009Date of Patent: February 14, 2012Assignee: Renesas Electronics CorporationInventors: Hirohiko Uno, Naoki Matsuura
-
Patent number: 8097896Abstract: A light emitting device package capable of achieving an enhancement in light emission efficiency and a reduction in thermal resistance, and a method for manufacturing the same are disclosed. The method includes forming a mounting hole in a first substrate, forming through holes in a second substrate, forming a metal film in the through holes, forming at least one pair of metal layers on upper and lower surfaces of the second substrate such that the metal layers are electrically connected to the metal film, bonding the first substrate to the second substrate, and mounting at least one light emitting device in the mounting hole such that the light emitting device is electrically connected to the metal layers formed on the upper surface of the second substrate.Type: GrantFiled: February 15, 2007Date of Patent: January 17, 2012Assignees: LG Electronics Inc., LG Innotek., Ltd.Inventors: Geun Ho Kim, Seung Yeob Lee, Yu Ho Won
-
Patent number: 8093133Abstract: Transient voltage suppressor and method for manufacturing the transient voltage suppressor having a dopant or carrier concentration in a portion of a gate region near a Zener region that is different from a dopant concentration in a portion of a gate region that is away from the Zener region.Type: GrantFiled: April 4, 2008Date of Patent: January 10, 2012Assignee: Semiconductor Components Industries, LLCInventors: Emmanuel Saucedo-Flores, Mingjiao Liu, Francine Y. Robb, Ali Salih