Sequential (i.e., Finite State Machine) Or With Flip-flop Patents (Class 326/46)
-
Patent number: 8072239Abstract: The exemplary embodiments provide a resilient integrated circuit. An exemplary IC comprises a plurality of composite circuit elements, a state machine element (SME), and a plurality of communication elements. Each composite circuit element comprises an element controller, an element interface and a selected circuit element which may vary by element type, and which may be configurable. The state machine element assigns various functions based on element type, such as assigning a first configuration to a first element type, assigning a second configuration to a second element type, and providing a first data link for the corresponding assignments. The element controller controls the execution of data operations by the circuit element. Function assignment, routing, fault detection, and re-assignment and data re-routing can occur in real time for a wide variety of programs and algorithms, providing for the IC to continue the same functioning despite defects which may arise during operation.Type: GrantFiled: May 22, 2010Date of Patent: December 6, 2011Assignee: Element CXI, LLCInventors: Steven Hennick Kelem, Brian A. Box
-
Patent number: 8067970Abstract: Various types of memory circuits are described. A memory circuit may include a state-storage feedback loop coupled to a clock input and to a data input. The data input is introduced into the feedback loop at multiple points, and propagated in parallel from those points to other points in the feedback loop.Type: GrantFiled: March 31, 2006Date of Patent: November 29, 2011Inventor: Robert P. Masleid
-
Patent number: 8058902Abstract: A circuit for aligning input signals includes a clock generating circuit (CGC) responsive to first signal and second signal to generate a clock signal. A first flip flop and a second flip flop, coupled to the CGC, are responsive to first type of edge of the clock signal to output the first signal and the second signal. A finite state machine (FSM), coupled to the CGC, the first flip flop and the second flip flop, is responsive to second type of edge of the clock signal to detect early arrival of one of the first signal and the second signal with respect to each other, and to generate first control signal and second control signal. A first programmable delay element and a second programmable delay element, coupled to the FSM, delays first input signal based on the first control signal and second input signal based on the second control signal.Type: GrantFiled: June 11, 2010Date of Patent: November 15, 2011Assignee: Texas Instruments IncorporatedInventors: Sahil Khurana, Vivek Singhal, Yogesh Darwhekar
-
Patent number: 8058901Abstract: A latch includes three circuits. The first circuit drives a first output (QB) to a first level when a first input (D) and a first clock phase (CK) are both low, to a second level when D and CK are both high, and provides high impedance (HI-Z) when different logic levels are applied to D and CK. The second circuit drives a second output (Q) to the first level when a third input (DB) and a complimentary clock phase (CKB) are both low, to the second level when DB and CKB are both high, and provides HI-Z when different logic levels are applied to DB and CKB. The third circuit maintains voltages of Q and QB when the first and second circuits provide HI-Z at Q and QB. Odd-number dividers constructed with such latches produce 50% duty cycle operation without restricting output pulse widths to integer multiples of input periods.Type: GrantFiled: September 2, 2009Date of Patent: November 15, 2011Assignee: QUALCOMM IncorporatedInventors: Kun Zhang, Kenneth Charles Barnett
-
Patent number: 8035415Abstract: The invention provides a shift register which can operate normally while suppressing a delay of signal and a rounding of waveform. The shift register of the invention includes a plurality of stages of flip-flop circuits each of which includes a clocked inverter. The clocked inverter includes a first transistor and a second transistor which are connected in series, a first compensation circuit including a third transistor and a fourth transistor which are connected in series, and a second compensation circuit including a fifth transistor and a transmission gate. According to the first compensation circuit, a timing at which a signal outputted from the flip-flop circuit rises or falls can be controlled in synchronization with an output of two stages before. The second compensation circuit can control a clock signal input can be controlled.Type: GrantFiled: November 23, 2010Date of Patent: October 11, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 7999571Abstract: State machines using resistivity-sensitive memory elements are disclosed. The state machine includes a next state logic comprising a non-volatile memory including a resistivity-sensitive memory element and receiving an input, a state storage device connected to the next state logic including a connection to provide a state of the state machine to the next state logic, and an output connect to the state register to output the state of the state machine. The resistivity-sensitive memory elements may be two-terminal resistivity-sensitive memory elements. The two-terminal resistivity-sensitive memory elements may store data as a plurality of conductivity profiles that can be non-destructively read by applying a read voltage across the terminals of the memory elements, and new data can be written by applying a write voltage across the terminals. The two-terminal resistivity-sensitive memory elements retain stored data in the absence of power and may be configured into a two-terminal cross-point memory array.Type: GrantFiled: November 15, 2010Date of Patent: August 16, 2011Assignee: Unity Semiconductor CorporationInventor: Robert Norman
-
Publication number: 20110187410Abstract: To provide a novel nonvolatile latch circuit and a semiconductor device using the nonvolatile latch circuit, a nonvolatile latch circuit includes a latch portion having a loop structure where an output of a first element is electrically connected to an input of a second element, and an output of the second element is electrically connected to an input of the first element; and a data holding portion configured to hold data of the latch portion. In the data holding portion, a transistor using an oxide semiconductor as a semiconductor material for forming a channel formation region is used as a switching element. In addition, a capacitor electrically connected to a source electrode or a drain electrode of the transistor is included.Type: ApplicationFiled: December 7, 2010Publication date: August 4, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Kiyoshi Kato, Jun Koyama
-
Patent number: 7992118Abstract: The semiconductor integrated circuit of the invention includes: two first power supply lines placed in parallel in a same interconnect layer; a second power supply line placed between the two first power supply lines in the same interconnect layer; an actual operation flipflop connected to one of the two first power supply lines and the second power supply line and having a first clock terminal; and a dummy flipflop connected to the other first power supply line and the second power supply line and having a second clock terminal. The dummy flipflop includes: a contact connected to the other first power supply line or the second power supply line; and an interconnect for connecting the second clock terminal with the contact.Type: GrantFiled: November 5, 2007Date of Patent: August 2, 2011Assignee: Panasonic CorporationInventors: Takahiro Nagatani, Mitsuhiro Imaizumi
-
Patent number: 7977972Abstract: A Multi-Threshold CMOS NULL Convention Logic asynchronous circuit (MTNCL). The MTNCL circuit provides delay-insensitive logic operation with significant leakage power and active energy reduction. The MTNCL circuit is also capable of functioning properly under extreme supply voltage scaling down to the sub-threshold region for further power reduction. Four MTNCL architectures and four MTNCL threshold gate designs offer an asynchronous logic design methodology for glitch-free, ultra-low power, and faster circuits without area overhead.Type: GrantFiled: April 30, 2010Date of Patent: July 12, 2011Assignee: The Board of Trustees of the University of ArkansasInventors: Jia Di, Scott Christopher Smith
-
Patent number: 7969184Abstract: Some embodiments of the invention provide an integrated circuit (IC) with configurable input/output (I/O) circuits for optimally operating with two or more interfaces. Some embodiments optimally operate over the two or more interfaces by supporting a particular voltage for each interface. Also, some embodiments optimally operate over two or more interfaces by supporting a particular frequency for each supported voltage whereby supporting a particular frequency involves producing sufficient current drive at each voltage to support the particular frequency.Type: GrantFiled: February 15, 2008Date of Patent: June 28, 2011Assignee: Tabula, Inc.Inventor: Jason Redgrave
-
Patent number: 7961005Abstract: Provided is a non-volatile logic circuit that includes a latch unit having a pair of latch nodes and a pair of non-volatile memory cells to be supplied first and second write voltages according to data of the pair of latch nodes when a write enable signal is activated such that a write operation is performed with respect to the pair of non-volatile memory cells. The first and second write voltages are different and logic values of data written to the respective non-volatile memory cells are different.Type: GrantFiled: August 5, 2010Date of Patent: June 14, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-jung Kim, Jae-kwang Shin, Sun-ae Seo
-
Publication number: 20110133778Abstract: Provided is a non-volatile logic circuit that includes a latch unit having a pair of latch nodes and a pair of non-volatile memory cells to be supplied first and second write voltages according to data of the pair of latch nodes when a write enable signal is activated such that a write operation is performed with respect to the pair of non-volatile memory cells. The first and second write voltages are different and logic values of data written to the respective non-volatile memory cells are different.Type: ApplicationFiled: August 5, 2010Publication date: June 9, 2011Inventors: Ho-jung KIM, Jae-kwang SHIN, Sun-ae SEO
-
Patent number: 7949679Abstract: A method of operating a storage of a finite state machine includes organizing information concerning an operation of the machine in a payload-transition matrix, in which a given number of columns of the matrix reflect features of a state of the machine and other columns describe valid transitions between the states of the machine depending on input characters, and compressing the payload-transition matrix in a row-displaced format.Type: GrantFiled: March 5, 2008Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventor: Branimir Z. Lambov
-
Patent number: 7944237Abstract: A method and apparatus are provided for storing a value in a process register of an electrical circuit, which indicates a strength of a process in which the circuit was fabricated, and adjusting an input delay applied to data signals received by a synchronous storage element of the electrical circuit based on the stored value.Type: GrantFiled: December 15, 2010Date of Patent: May 17, 2011Assignee: LSI CorporationInventors: Stephan Habel, Stefan G. Block
-
Patent number: 7940082Abstract: Circuit for selectively using static or dynamic select signals inside an integrated circuit, including a first transistor connecting a static select signal to a dynamic route select output line when a dynamic select CRAM signal is at a first logical level, and a second transistor connecting a dynamic select signal to the dynamic route select output line when the dynamic select CRAM signal is at a second logical level. The circuit further comprises a dynamic select CRAM register that contains a logical value to indicate whether the dynamic select signal bypasses the static select signal. The dynamic select CRAM register is connected to the second transistor gate, and to an inverter whose output is connected to the first transistor gate.Type: GrantFiled: March 21, 2008Date of Patent: May 10, 2011Assignee: Altera CorporationInventor: Adam J. Wright
-
Patent number: 7940081Abstract: An integrated circuit includes first circuitry and sleep transistor circuitry. The first circuitry receives input signals and processes the input signals. The first circuitry also retains data in a sleep state that has low leakage. The sleep transistor circuitry is coupled to the first circuitry and receives a sleep signal that has a negative voltage. The sleep circuitry reduces power consumption of the first circuitry in the sleep state to have low leakage based on the sleep signal while retaining the data in the first circuitry.Type: GrantFiled: August 17, 2009Date of Patent: May 10, 2011Assignee: MOSAID Technologies IncorporatedInventors: Barry A. Hoberman, Daniel L. Hillman, William G. Walker, John M. Callahan, Michael A. Zampaglione, Andrew Cole
-
Publication number: 20110102017Abstract: Configurable time-borrowing flip-flops are provided for circuits such as programmable logic devices. The flip-flops may be based on a configurable delay circuit and two latches or may be based on a configurable pulse generation circuit and a single latch. In designs based on two latches, a first and a second latch are arranged in series. A clock signal is delayed using a configurable delay circuit. Programmable memory elements that have been loaded with configuration data may be used to adjust how much delay is produced by the configurable delay circuit. The delayed version of the clock signal is provided to a clock input associated with the first latch. The second latch has a clock input that receives the clock signal without delay. In designs based on a single latch, a configurable pulse generation circuit receives a clock signal for the flip-flop and generates a corresponding clock pulse for the latch.Type: ApplicationFiled: January 10, 2011Publication date: May 5, 2011Inventors: David Lewis, David Cashman
-
Patent number: 7932750Abstract: A dynamic domino circuit includes a clock generator and a domino circuit. The clock generator generates a pulse signal and a plurality of internal clock signals based on a global clock signal. Phases of the plurality of internal clock signals are sequentially delayed. The domino circuit sequentially performs a plurality of logic operations based on a plurality of input signals, the pulse signal and the plurality of internal clock signals and generates an output signal in synchronization with the pulse signal. The dynamic domino circuit may provide an effective interface with static logics.Type: GrantFiled: April 28, 2010Date of Patent: April 26, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Min-Su Kim
-
Patent number: 7928763Abstract: A cell element field for data processing, having function cell means for execution of algebraic and/or logic functions and memory cell means for receiving, storing and/or outputting information is described. Function cell-memory cell combinations are formed in which a control connection leads from the function cell means to the memory cell means.Type: GrantFiled: July 14, 2010Date of Patent: April 19, 2011Inventor: Martin Vorbach
-
Patent number: 7928762Abstract: Methods and systems for digitally decoding integrated circuit blocks are provided. A method for decoding integrated circuit blocks may include providing a previous block output and an increment value input to a first identification block of a first integrated circuit block, providing the output of the first identification t block and the increment value input to one of a plurality of intermediate identification blocks, and providing an output of the last of the plurality of intermediate identification blocks and the increment value input to a last identification block, wherein the output of the last identification block is indicative of the number of integrated circuit blocks.Type: GrantFiled: May 14, 2010Date of Patent: April 19, 2011Assignee: Raytheon CompanyInventors: Micky R. Harris, Jeong-Gyun Shin
-
Patent number: 7919981Abstract: An integrated circuit is provided with a scan chain including a scan flip-flop and a dummy block. The dummy block has a clock terminal receiving a clock signal, a scan input terminal connected to a scan data line within the scan chain, and a scan output terminal connected to another scan data line within the scan chain. The dummy block is configured to output data on the scan output terminal in response to input data fed to the scan input terminal, not responsively to the clock signal.Type: GrantFiled: July 28, 2008Date of Patent: April 5, 2011Assignee: RENESAS Electronics CorporationInventor: Kazuyuki Irie
-
Patent number: 7915925Abstract: The present invention relates to scannable D flip-flops, which are improved to solve the problem of the conventional designs and provides a small and fast scannable D flip-flop without compensating its testability. The embodiment of the present invention provides a scannable D flip-flop, comprising a source coupled logic, comprising a trigger circuit for reading a clock input; a scannable input circuit coupled to the trigger circuit having four NMOS transistors; a first feedback circuit for a first output; and a second feedback circuit for a second output; a latch circuit coupled to the source coupled logic; and an output buffer coupled to the latch circuit.Type: GrantFiled: November 13, 2008Date of Patent: March 29, 2011Assignee: NVIDIA CorporationInventor: Gaojian Cong
-
Patent number: 7916114Abstract: A shift register comprising at least one shift register unit. The shift register unit comprises an input unit, at least one first TFT, and at least one second TFT. The input unit receives an input signal from the input terminal and outputs a switching control signal in accordance with a first clock signal. The gate of the first TFT is for receiving the switching control signal, the drain of the first TFT is for receiving a second clock signal, and the source of the first TFT is coupled to the output terminal. The gate and drain of the second TFT are coupled to the output terminal, and the source of the second TFT is coupled to the input unit.Type: GrantFiled: September 23, 2009Date of Patent: March 29, 2011Assignee: Au Optronics Corp.Inventors: Chung-Hong Kuo, Jian-Shen Yu
-
Publication number: 20110068824Abstract: The invention provides a shift register which can operate normally while suppressing a delay of signal and a rounding of waveform. The shift register of the invention includes a plurality of stages of flip-flop circuits each of which includes a clocked inverter. The clocked inverter includes a first transistor and a second transistor which are connected in series, a first compensation circuit including a third transistor and a fourth transistor which are connected in series, and a second compensation circuit including a fifth transistor and a transmission gate. According to the first compensation circuit, a timing at which a signal outputted from the flip-flop circuit rises or falls can be controlled in synchronization with an output of two stages before. The second compensation circuit can control a clock signal input can be controlled.Type: ApplicationFiled: November 23, 2010Publication date: March 24, 2011Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Mitsuaki OSAME, Aya ANZAI
-
Patent number: 7911221Abstract: A speed performance measurement circuit that may perform speed performance measurement is provided between a first logic circuit and a second logic circuit. The speed performance measurement circuit includes a first flip flop that stores first data, a first delay circuit that delays the first data and generates second data, and a second flip flop that stores the second data. Furthermore, the speed performance measurement circuit includes a first comparator circuit that compares output of the first flip flop to output of the second flip flop, and a third flip flop that stores output data from the first comparator circuit in accordance with timing of the first clock signal. Data in a normal path is compared to data in a path delayed by a certain time to measure speed, and power voltage of a circuit is determined based on such comparison. Thus, change in speed with respect to power voltage in a critical path can be measured.Type: GrantFiled: December 15, 2008Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventors: Masanao Yamaoka, Kenichi Osada
-
Publication number: 20110062989Abstract: State machines using resistivity-sensitive memory elements are disclosed. The state machine includes a next state logic comprising a non-volatile memory including a resistivity-sensitive memory element and receiving an input, a state storage device connected to the next state logic including a connection to provide a state of the state machine to the next state logic, and an output connect to the state register to output the state of the state machine. The resistivity-sensitive memory elements may be two-terminal resistivity-sensitive memory elements. The two-terminal resistivity-sensitive memory elements may store data as a plurality of conductivity profiles that can be non-destructively read by applying a read voltage across the terminals of the memory elements, and new data can be written by applying a write voltage across the terminals. The two-terminal resistivity-sensitive memory elements retain stored data in the absence of power and may be configured into a two-terminal cross-point memory array.Type: ApplicationFiled: November 15, 2010Publication date: March 17, 2011Applicant: UNITY SEMICONDUCTOR CORPORATIONInventor: Robert Norman
-
Patent number: 7893713Abstract: This invention relates to mixed signal integrated circuits, that is, integrated circuits comprising both analog and digital circuitry. More particularly, it concerns reduction of noise in such a device. When a digital circuit is included in the same integrated circuit device as an analog circuit, the digital circuit may be an additional source of a considerable amount of noise. This results in cross-talk, electrical interference and signal distortion imposed on the analog signals. The invention provides an integrated circuit comprising analog circuitry (26) and digital circuitry (29, 30) wherein the digital circuitry includes an ASM (30). An ASM does not require a clock signal. Its operation is triggered by appropriate input conditions, but in contrast to an SSM it is idle when there in no change in its inputs, lowering the level of noise generated by the digital circuitry.Type: GrantFiled: August 11, 2005Date of Patent: February 22, 2011Assignee: NXP B.V.Inventors: Amrita Deshpande, Mika Benedykt
-
Patent number: 7884636Abstract: A method for single event transient filtering in an integrated circuit device is described. The device comprises three sequential elements, each having a data input and a data output with each of the three data outputs coupled to one of three inputs of a voting gate. The method comprises generating first and second nominally equivalent logic signals in first and second SET domains, converting the first and second nominally equivalent logic signals into first, second and third nominally equivalent data channels, and transmitting the first, second and third nominally equivalent data channels to the data inputs of the first, second and third sequential elements.Type: GrantFiled: July 1, 2010Date of Patent: February 8, 2011Assignee: Actel CorporationInventors: Sana Rezgui, John McCollum, Jih-Jong Wang
-
Patent number: 7876125Abstract: Systems and methods provide register data retention techniques for a programmable logic device in accordance with one or more embodiments of the present invention. For example, in one embodiment, a programmable logic device includes a plurality of logic blocks adapted to generate user data during operation of the programmable logic device; a plurality of registers adapted to store the user data during a reprogramming operation of the programmable logic device; and configurable routing resources adapted to provide a programmed data path between the logic blocks and the registers.Type: GrantFiled: May 12, 2009Date of Patent: January 25, 2011Assignee: Lattice Semiconductor CorporationInventors: Howard Tang, Roger Spinti, San-Ta Kow, Ju Shen
-
Patent number: 7876127Abstract: An automatic hold time fixing circuit unit includes a first switch having first and second ends connected to data input and output ports. An input end of a memory element is connected to the second end of the first switch. A second switch includes a first end connected to an output end of the memory element and a second end connected to the data output port. A control circuit includes first and second output terminals and first and second input terminals. The first and second output terminals are connected to control ends of the first and second switches. The first and second input terminals allow input of two clocks to the control circuit for controlling connection or disconnection of the first and second switches. The data stored in the memory element can be utilized to fix a hold time of the data, so that correct data can be obtained at the data output port.Type: GrantFiled: August 7, 2009Date of Patent: January 25, 2011Assignee: National Kaohsiung University of Applied SciencesInventors: Liang-An Zheng, Pu-Jen Cheng, Shinn-Horng Chen
-
Patent number: 7876141Abstract: A generator of synchronization pulses intended for at least two registers, including a first input intended to receive a clock signal and at least one output intended to deliver the pulses on the clock input of said registers, and at least one second input intended to receive a signal for forcing the output, independently from the clock signal, to make said registers transparent.Type: GrantFiled: October 14, 2008Date of Patent: January 25, 2011Assignees: STMicroelectronics Inc., STMicroelectronics S.A.Inventors: Benoît Lasbouygues, Sylvain Clerc, Alain Artieri, Thomas Zounes, Françoise Jacquet
-
Publication number: 20110012641Abstract: Logic circuit information in which flip-flops of a semiconductor integrated circuit subjected to designing and a logic circuit between flip-flops are defined is input. The logic circuit information is analyzed to detect a logic circuit sandwiched by two flip-flops. The number of logic stages of the detected logic circuit is counted. It is determined, according to the counted number of logic stages, to which substrate potential a cell used for the logic circuit is to be connected.Type: ApplicationFiled: September 24, 2010Publication date: January 20, 2011Applicant: PANASONIC CORPORATIONInventor: Masaya SUMITA
-
Patent number: 7859292Abstract: A device is disclosed in one embodiment that has multiple identical sets of programmable functional elements, programmable routing resources, and majority voters that correct errors. The voters accept a mode input for a redundancy mode and a split mode. In the redundancy mode, the programmable functional elements are identical and are programmed identically so the voters produce an output corresponding to the majority of inputs that agree. In a split mode, each voter selects a particular programmable functional element output as the output of the voter. Therefore, in the split mode, the programmable functional elements can perform different functions, operate independently, and/or be connected together to process different parts of the same problem.Type: GrantFiled: July 14, 2009Date of Patent: December 28, 2010Assignee: United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventor: Robert L. Shuler, Jr.
-
Patent number: 7852115Abstract: A method and apparatus for connecting a load track (3) of a programmable interconnect to a plurality of intersecting driver tracks (2) of the programmable interconnect. The apparatus comprises a chain of connection cells (9;15), each connection cell being operable to connect the load track of the programmable interconnect to an associated intersecting driver track. Each cell also comprises connection signal receiving means arranged to receive a connection signal and activation signal receiving means arranged to receive an activation signal. The apparatus also comprises connection means arranged to connect the load track of the programmable interconnect to the associated intersecting driver track of the programmable interconnect when the connection signal receiving means has received a connection signal and the activation signal receiving means has received an activation signal.Type: GrantFiled: October 29, 2009Date of Patent: December 14, 2010Assignee: Panasonic CorporationInventor: Paul Bonwick
-
Patent number: 7852107Abstract: In one embodiment of the invention, a method is provided for protecting against single event upsets of a circuit in programmable logic. Configuration memory cells of the programmable logic are configured to implement first and second copies of the circuit. In response to detecting a single event upset of one of the configuration memory cells, an address of the one of the configuration memory cells is determined. The one of the first and second copies of the circuit in which the single event upset occurred is determined from the address of the one of the configuration memory cells. The output from the one of the first and second copies of the circuit in which the single event upset did not occur is selected as an output of the circuit.Type: GrantFiled: February 18, 2010Date of Patent: December 14, 2010Assignee: Xilinx, Inc.Inventor: Prasanna Sundararajan
-
Publication number: 20100308864Abstract: A flip-flop circuit having a scan function includes an internal clock generator to receive a clock signal, a scan enable signal, and a first input signal, and to output an internal timing signal based on each of the clock signal, the scan enable signal, and the first input signal. The circuit includes a dynamic input unit to receive a second input signal, the scan enable signal, a first timing signal, and the internal timing signal, and to output a first output signal. The circuit also includes a static output unit to receive the first timing signal and the first output signal and to output a static output signal, and the dynamic input unit outputs the first output signal corresponding to one of the first input signal and the second input signal, respectively, based on a status of the scan enable signal.Type: ApplicationFiled: June 8, 2010Publication date: December 9, 2010Applicant: Samsung Electronics Co., Ltd.Inventors: Hyoung Wook LEE, Min-Su Kim
-
Patent number: 7847595Abstract: A control signal input circuit for supplying control signals to a plurality of controlled circuits comprises N pieces of control signal preservation/output circuits provided one by one corresponding to plural-bit signals for delivering input data as it is when a trigger signal is at a first level, and holding previously delivered output data when the trigger signal is at a second level, and a controlled circuit selector circuit for setting the trigger signal for S pieces of the control signal preservation/output circuits to the first level, and setting the trigger signal for the rest of the control signal preservation/output circuits to the second level.Type: GrantFiled: January 26, 2007Date of Patent: December 7, 2010Assignee: NEC CorporationInventors: Koichi Nose, Masayuki Mizuno
-
Patent number: 7843216Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: GrantFiled: August 18, 2008Date of Patent: November 30, 2010Assignee: Altera CorporationInventors: Darren van Wageningen, Curt Wortman, Boon-Jin Ang, Thow-Pang Chong, Dan Mansur, Ali Burney
-
Patent number: 7843218Abstract: A multiplexed data flip-flop circuit (500) is described in which a multiplexer (510) outputs functional or scan data, a master latch (520) generates a master latch output signal at a hold time under control of a master clock signal, a slave latch (540) generates a flip flop output signal at a launch time under control of a slave clock signal, clock generation circuitry (550) generates a second clock signal that has a DC state during a functional mode and has a switching state during a scan mode, and data propagation logic circuitry (564) uses the first and second clock signals to generate the master and slave clock signals during a scan mode to delay the launch time of the slave latch with respect to the hold time of the master latch.Type: GrantFiled: October 28, 2009Date of Patent: November 30, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, David R. Bearden, Cody B. Croxton, Prashant U. Kenkare
-
Patent number: 7843217Abstract: The invention provides a shift register which can operate normally while suppressing a delay of signal and a rounding of waveform. The shift register of the invention includes a plurality of stages of flip-flop circuits each of which includes a clocked inverter. The clocked inverter includes a first transistor and a second transistor which are connected in series, a first compensation circuit including a third transistor and a fourth transistor which are connected in series, and a second compensation circuit including a fifth transistor and a transmission gate. According to the first compensation circuit, a timing at which a signal outputted from the flip-flop circuit rises or falls can be controlled in synchronization with an output of two stages before. The second compensation circuit can control a clock signal input can be controlled.Type: GrantFiled: September 24, 2009Date of Patent: November 30, 2010Assignee: Semiconductor Energy Laboratories Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai
-
Patent number: 7839162Abstract: Some embodiments provide a configurable integrated circuit (IC) comprising multiple deskew circuits for delaying data passage. Each of the deskew circuits comprises a stepwise delay circuit with multiple outputs and an input selection circuit with multiple inputs. Multiple outputs connect to multiple inputs. In some embodiments the configurable IC is a subcycle reconfigurable IC. In some such embodiments each of the deskew circuits further includes a space-time load control circuit for commanding the stepwise delay circuit to load during a selected subcycle. In some embodiments the multiple deskew circuits send data to trigger circuit. In some such embodiments the trigger circuit triggers a trace buffer to stop recording a data stream. In some such embodiments the trigger circuit triggers the trace buffer to stop after a programmable delay.Type: GrantFiled: June 27, 2007Date of Patent: November 23, 2010Assignee: Tabula, Inc.Inventor: Brad Hutchings
-
Patent number: 7839168Abstract: A circuit has a plurality of functional circuits (100a-f), each with multiphase control inputs. A control circuit drives the inputs for each phase in parallel. The control circuit (120a-c) comprises a chain of one-shot circuits (120a-c), each comprising a bi-stable circuit (121). The bi-stable circuit (121) of a first one-shot circuit in the chain has a set input coupled to the basic control signal input (126), the bi-stable circuits (121) of a remaining or each remaining one-shot circuit (120a-c) in the chain have a set input output of its predecessor in the chain. Each bi-stable circuit (121) has an output coupled to a respective one of the multiphase control outputs (14a-c) and a reset input coupled to the respective one of the multiphase control outputs (14a-c). Loading of the multiphase control outputs (14a-c) by the functional circuits results in a delay of the reset.Type: GrantFiled: December 10, 2007Date of Patent: November 23, 2010Assignee: NXP B.V.Inventors: Paul Wielage, Martinus T. Bennebroek
-
Publication number: 20100289525Abstract: A logic circuit with a simple configuration and good current efficiency is provided. The logic circuit includes a two-terminal bistable switching element (1) having characteristics which maintain states, a first switching element (25) one end of which is connected to one terminal of the two-terminal bistable switching element (1), a second switching element (29) one end of which is connected to the other terminal of the two-terminal bistable switching element (1) via a resistance element (27), and first and second pulse input terminals (33, 37) respectively connected to the one terminal and the other terminal of the two-terminal bistable switching element (1). A bias voltage is applied across the other end of the first switching element (25) and the other end of the second switching element (27), and a trigger pulse is input from the first and second pulse input terminals (33, 37).Type: ApplicationFiled: August 25, 2008Publication date: November 18, 2010Applicant: FUJI ELECTRIC HOLDINGS CO., LTDInventors: Haruo Kawakami, Yasushi Ogimoto
-
Patent number: 7834660Abstract: State machines using resistivity-sensitive memory elements are disclosed. The state machine includes a next state logic comprising a non-volatile memory including a resistivity-sensitive memory element and receiving an input, a state storage device connected to the next state logic including a connection to provide a state of the state machine to the next state logic, and an output connect to the state register to output the state of the state machine. The resistivity-sensitive memory elements may be two-terminal resistivity-sensitive memory elements. The two-terminal resistivity-sensitive memory elements may store data as a plurality of conductivity profiles that can be non-destructively read by applying a read voltage across the terminals of the memory elements, and new data can be written by applying a write voltage across the terminals. The two-terminal resistivity-sensitive memory elements retain stored data in the absence of power and may be configured into a two-terminal cross-point memory array.Type: GrantFiled: December 30, 2007Date of Patent: November 16, 2010Inventor: Robert Norman
-
Patent number: 7825689Abstract: An exemplary functional input sequential circuit for reducing the setup time of input signals. The functional sequential circuit includes a tri-state inverter having an input signal and two control signals. The transmission circuit receives a control signal from a combinational logic circuit that performs a logical operation on a second input signal and a clock signal. The output of the transmission circuit is coupled to a digital storage element. Further, a control circuit is coupled to the digital storage element in order to force a value on the digital storage element when no input signal is received from the transmission circuit. The control circuit is also controlled by the second input signal and a clock signal.Type: GrantFiled: August 14, 2009Date of Patent: November 2, 2010Assignee: Texas Instruments IncorporatedInventors: Mahesh Ramdas Vasishta, Pavan Vithal Torvi, Sonal Rattnam Sarthi, Badarish Mohan Subbannavar
-
Patent number: 7821295Abstract: A method for improving a maximum operating frequency of an integrated circuit including a first shift register within a first random access memory (RAM) block is described. The method includes improving the maximum operating frequency by finding the first shift register implemented within the first RAM block.Type: GrantFiled: March 27, 2009Date of Patent: October 26, 2010Assignee: Altera CorporationInventor: Gordon Raymond Chiu
-
Patent number: 7816950Abstract: Semiconductor integrated circuit has a control circuit. The control circuit causes the clock signal generating circuit to control the first clock signal and the second clock signal to make a logic of data held by the first data holding terminal and a logic of data held by the second data holding terminal equal to each other, and switches on the switch circuit, and the error detection circuit senses a logic of the first data holding terminal and a logic of the second data holding terminal after switching on the switching circuit.Type: GrantFiled: August 12, 2009Date of Patent: October 19, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Takayuki Miyazaki
-
Patent number: 7816946Abstract: A flip-flop for use in a field programmable gate array integrated circuit device is disclosed. The flip-flop comprises a data output terminal coupled to a first programmable routing element, a data input terminal coupled to a second programmable routing element, and a clock input terminal, wherein a signal appearing at the data output terminal in response to a signal applied to the clock input terminal has the opposite logical polarity with respect to the corresponding logical signal applied to the data input terminal.Type: GrantFiled: January 28, 2009Date of Patent: October 19, 2010Assignee: Actel CorporationInventors: Volker Hecht, Fei Li, Jonathan W. Greene
-
Patent number: 7813462Abstract: A novel method and apparatus for defining process variation in a digital RF processor (DRP). The invention is well suited for use in highly integrated system on a chip (SoC) radio solutions that incorporate a very large amount of digital logic circuitry. The method and apparatus provide direct measurement of fabrication process variation in circuits without requiring any additional test equipment by utilizing a time to digital converter (TDC) circuit already present in the chip. The TDC circuit relies on the time delay in an inverter chain to sample a high speed CKV clock using a slow FREF clock. Calculation of inverse time provides a direct correlation for fabrication process variation in each die.Type: GrantFiled: October 19, 2006Date of Patent: October 12, 2010Assignee: Texas Instruments IncorporatedInventors: Elida Isabel de Obaldia, Robert B. Staszewski, Dirk Leipold
-
Patent number: RE43081Abstract: A Programmable Logic Device provides efficient scalability for configuration memory programming while requiring reduced area for implementation. The device includes an array of configuration memory cells, a Vertical Shift Register (VSR) connected to the vertical lines of the array of configuration memory cells, a Select Register (SR) connected to the horizontal lines of the array of configuration memory cells, a Horizontal Shift Register (HSR) providing the enable input to the Select Register (SR), and a Configuration State Machine (CSM) which synchronizes the operations of the VSR, SR and HSR.Type: GrantFiled: June 10, 2008Date of Patent: January 10, 2012Assignee: Sicronic Remote KG, LLCInventors: Ashish Kumar Goel, Davinder Aggarwal