Sequential (i.e., Finite State Machine) Or With Flip-flop Patents (Class 326/46)
-
Patent number: 7812636Abstract: A device for generating k-bit parallel pseudo-random data includes “n” registers, from the first through the n-th registers (“n” is an integer not less than 3), and “k” exclusive-OR gates, from the first through the k-th exclusive-OR gates (“k” is an integer not less than 2). An output of the m-th register is input to the (m+k)th register (“m” is an integer between 1 and (n?k)). Outputs of the first through the (k?1)th exclusive-OR gates are respectively input to the second through the k-th exclusive-OR gates. An output of the first register is input to the first exclusive-OR gate. The outputs of the first through the k-th exclusive-OR gates are respectively input to the k-th through the first registers. Outputs of “k” registers, from the (n?k+1)th through the n-th registers are respectively input to the k-th through the first exclusive-OR gates, and also extracted as the k-bit parallel pseudo-random data.Type: GrantFiled: October 13, 2009Date of Patent: October 12, 2010Assignee: Fujitsu LimitedInventors: Atsuo Hara, Akihide Otonari
-
Patent number: 7808272Abstract: An integrated circuit for analyzing the waveform of an input signal includes a first storage circuit and a second storage circuit that are each supplied with the input signal. The first and second storage circuits are controlled by a clock signal. The first storage circuit is used to store a state for the input signal when the clock signal has a rising edge. The second storage circuit is used to store a state for the input signal when the clock signal has a falling edge. An evaluation circuit compares the states of the input signal that are stored in the first and second storage circuits during a selected time span. The comparison can be used to decide whether the input signal assumes periodic fluctuations or an approximately permanently static value during the time span.Type: GrantFiled: December 8, 2005Date of Patent: October 5, 2010Assignee: Qimonda AGInventors: Robert Kaiser, Florian Schamberger
-
Patent number: 7808273Abstract: Sequential circuitry comprising a data input, a data output, a clock signal input and a clamp signal input is disclosed. The sequential circuitry is arranged to clock a data signal received at said data input into said sequential circuitry in response to a clock signal received at said clock signal input, and to output a data signal from said sequential circuitry at said data output in response to said clock signal. The sequential circuitry is responsive to a predetermined value at said clamp signal input to switch to a low power mode and to set said data output to a forced value, while retaining said sequential state within said circuitry, said forced value being selected to reduce leakage power from combinatorial circuitry arranged to receive said output data signal.Type: GrantFiled: February 20, 2008Date of Patent: October 5, 2010Assignee: ARM LimitedInventor: David Walter Flynn
-
Publication number: 20100246242Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary lower storage nodes and complementary upper storage nodes. The upper storage nodes act to limit feedback between the lower storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the lower storage nodes act to limit feedback between the upper storage nodes with the same effect. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: March 30, 2010Publication date: September 30, 2010Inventors: Manoj Sachdev, David Rennie
-
Patent number: 7800406Abstract: An apparatus includes a transmission circuit which transmits a data by a differential signal, and a control circuit which halts a portion of the differential signal under a predetermined condition.Type: GrantFiled: December 19, 2008Date of Patent: September 21, 2010Assignee: NEC CorporationInventor: Toshiharu Sobue
-
Patent number: 7795913Abstract: A programmable logic circuit is disclosed that includes a latch for enhancing the circuit logic capacity. In a multiplier configuration, the circuit comprises a logic block; and a latch having a latch output coupled to a logic block input, wherein the latch output computes an AND function of a first and second latch input.Type: GrantFiled: January 16, 2008Date of Patent: September 14, 2010Assignee: Tier LogicInventor: Nij Dorairaj
-
Patent number: 7795920Abstract: A semiconductor integrated circuit includes a flipflop holding and outputting input data according to a clock, the flipflop having: an input end to which data is input; an output end from which data is output; a first logic gate connected between the input end and the output end, the first logic gate operating according to the clock; a second logic gate connected between the first logic gate and the output end, the second logic gate operating according to the clock; and a buffer circuit. An input of the buffer circuit is connected to a node between the first logic gate and the input end. An output of the buffer circuit is connected to a node in an output side of the first logic gate. The buffer circuit transitions according to an enable signal from a high impedance state to a state in which a signal can be transmitted.Type: GrantFiled: February 6, 2009Date of Patent: September 14, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Shinichi Yasuda
-
Patent number: 7793022Abstract: A digital bit-level repeater for joining two wired-AND buses such as the I2C bus is described. A protocol detector is used for tracking clock and data signals to determine the direction of the transfer. A state machine reads and regenerates the clock lines of both buses and provides the clock-stretching protocol feature on both buses. The repeater is designed to pass data bits from one bus to the other transparently when possible, and to latch and hold each data bit until the receiving bus can be clocked when clock-stretching occurs or when the bus is turned around.Type: GrantFiled: July 24, 2008Date of Patent: September 7, 2010Assignee: RedMere Technology Ltd.Inventors: James Denis Travers, Padraig Ryan
-
Patent number: 7791375Abstract: Read interface circuitry is disclosed that facilitates using a source-synchronous clock signal to calibrate the read interface. In one embodiment, configurable read interface circuitry allows a particular read path to be configured for use in calibrating a read interface of the destination device. In particular, a plurality of read paths are provided, each read path having a configurable multiplexor (“mux”) coupled to a capture register of the read path such that the mux can be configured to select either an input coupled to an inverted output of the capture register or an input coupled to a prior register in the read data path. When the inverted output of the capture register is selected, a source-synchronous clock signal (e.g., DQS or delayed DQS signal) provided at the capture register's clock input results in a toggle signal at the capture register's output. In one embodiment, that toggle signal is provided to a re-sync register clocked by a re-sync clock signal.Type: GrantFiled: July 10, 2009Date of Patent: September 7, 2010Assignee: Altera CorporationInventor: Philip Clarke
-
Patent number: 7786749Abstract: A programmable integrated circuit has a plurality of logic elements with each logic element having a plurality of input leads and at least one output lead. The programmable integrated circuit further comprises a group of interconnect lines, and a first set of programmable circuits for electrically connecting the input and output leads of the plurality of logic elements to each other through the group of interconnect lines. The programmable integrated circuit further comprises a test circuit having at least one input and one output. Further the programmable integrated circuit comprises a second set of programmable circuits for electrically connecting the one output of the test circuit to the plurality of input leads of each of the plurality of logic elements and for electrically connecting the at least one output lead of each of the plurality of logic elements to the one input of the test circuit, through the group of interconnect lines.Type: GrantFiled: May 19, 2009Date of Patent: August 31, 2010Assignee: Sillcon Storage Technology, Inc.Inventors: Tsung-Lu Syu, Wilson Kaming Yee
-
Patent number: 7782089Abstract: N-valued re-circulating latches using n-valued reversible inverters with n>3 are disclosed. Latches using n-valued self-reversing inverters are provided; latches using n-valued universal inverters are provided; and latches using inverters which are not self-reversing or universal are also provided. A latch may use two individually controlled gates. It may also use one individually controlled gate. N-valued latches are provided wherein a state is represented by a signal being an independent instance of a physical phenomenon. A latch not using absence-of-signal as a state is also provided.Type: GrantFiled: December 10, 2009Date of Patent: August 24, 2010Assignee: Ternarylogic LLCInventor: Peter Lablans
-
Patent number: 7782087Abstract: A cell element field for data processing, having function cell means for execution of algebraic and/or logic functions and memory cell means for receiving, storing and/or outputting information is described. Function cell-memory cell combinations are formed in which a control connection leads from the function cell means to the memory cell means.Type: GrantFiled: August 14, 2009Date of Patent: August 24, 2010Inventor: Martin Vorbach
-
Patent number: 7777520Abstract: A system, method, and apparatus for enhancing reliability on scan-initialized latches that affect functionality in a digital design are provided. The system includes a group of latches that affect functionality in the digital design based on state values of the latches, where the latches are scan initialized. The system also includes a disable allowance latch (DAL) allocated to the group of latches, where the DAL is a scan-initialized latch. The system further includes a gating function outputting the state value of at least one of the latches in the group to a functional block in the digital design in response to the DAL being in an enabled state and blocking the gating function output in response to the DAL being in a disabled state.Type: GrantFiled: February 15, 2008Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Chung-Lung Kevin Shum, Scott B. Swaney
-
Patent number: 7772882Abstract: A system for FPGA (Field Programmable Gate Array) upgrade includes: an FPGA, a FLASH memory and a CPLD. The FLASH memory includes a first section configured to store a workable version of bit files for the FPGA and a second section configured to store a backup version of bit files for the FPGA. The CPLD is coupled to the FPGA and the FLASH memory. The CPLD is configured to download the bit files from the FLASH memory to the FPGA to provide the FPGA with functionality. As a result, the CPLD communicates with CPU to upgrade the bit files in the FLASH memory, and indicates to the CPU which version of bit files has been downloaded to the FPGA.Type: GrantFiled: June 23, 2008Date of Patent: August 10, 2010Assignee: O2Micro International LimitedInventors: Licai Fang, Lin Gan, Shunguang Ding, Jyshyang Chen
-
Patent number: 7772874Abstract: A method for single event transient filtering in an integrated circuit device is described. The device comprises three sequential elements, each having a data input and a data output with each of the three data outputs coupled to one of three inputs of a voting gate. The method comprises generating first and second nominally equivalent logic signals in first and second SET domains, converting the first and second nominally equivalent logic signals into first, second and third nominally equivalent data channels, and transmitting the first, second and third nominally equivalent data channels to the data inputs of the first, second and third sequential elements.Type: GrantFiled: January 12, 2009Date of Patent: August 10, 2010Assignee: Actel CorporationInventors: Sana Rezgui, John McCollum, Jih-Jong Wang
-
Publication number: 20100195374Abstract: A storage cell is provided with improved robustness to soft errors. The storage cell comprises complementary core storage nodes and complementary outer storage nodes. The outer storage nodes act to limit feedback between the core storage nodes and are capable of restoring the logical state of the core storage nodes in the event of a soft error. Similarly the core storage nodes act to limit feedback between the outer storage nodes with the same effect. This cell has advantages compared with other robust storage cells in that there are only two paths between the supply voltage and ground which limits the leakage power. An SRAM cell utilizing the proposed storage cell can be realized with two access transistors configured to selectively couple complementary storage nodes to a corresponding bitline. A flip-flop can be realized with a variety of transfer gates which selectively couple data into the proposed storage cell.Type: ApplicationFiled: December 4, 2009Publication date: August 5, 2010Inventors: David Rennie, Manoj Sachdev
-
Patent number: 7768303Abstract: An apparatus includes a first sequential circuit which captures an input signal according to a first clock signal, a second sequential circuit which captures the input signal according to a second clock signal and outputs the captured input signal to a logic circuit, the second clock signal being modulated so that a period of the second clock signal is shorter than that of the first clock signal, a third sequential circuit which captures an output signal of the logic circuit according to the second clock signal, and a verification circuit which verifies whether an output signal of the first sequential circuit and an output signal of the third sequential circuit match with each other.Type: GrantFiled: November 12, 2008Date of Patent: August 3, 2010Assignee: NEC CorporationInventor: Mikihiro Kajita
-
Publication number: 20100188118Abstract: Disclosed herein is a semiconductor integrated circuit including: a memory circuit section used for storing data; and a non-memory circuit section which is provided to serve as a section other than the memory circuit section and used for storing no data, wherein the second-conduction-type impurity concentration of a second-conduction-type semiconductor area including a channel created for a first-conduction-type transistor employed in the non-memory circuit section is lower than the second-conduction-type impurity concentration of a second-conduction-type semiconductor area including a channel created for a first-conduction-type transistor employed in the memory circuit section.Type: ApplicationFiled: December 24, 2009Publication date: July 29, 2010Applicant: Sony CorporationInventors: Nobukazu Mikami, Hiroki Usui, Takuya Nakauchi
-
Patent number: 7764084Abstract: Reducing power consumption in latches and similar electronic devices. In one aspect, an apparatus for configuring power consumption of sequential logic includes a sequential logic device including a first latch, a second latch, and first and second enable inputs. The first enable input enables and disables the first and second latches, and the second enable input enables and disables the second latch and does not affect the first latch. The first enable input has an earlier required signal arrival time than the second enable input to be effective for a particular clock cycle. A circuit configures the sequential logic device at operating time to consume less power during a lower frequency of operation of the sequential logic device, and to consume more power during a higher frequency of operation.Type: GrantFiled: January 5, 2009Date of Patent: July 27, 2010Assignee: International Business Machines CorporationInventor: Michael Raymond Miller
-
Patent number: 7759970Abstract: The present invention relates to a system and method for increasing the manufacturing yield of a plurality of memory cells used in cell arrays. A programmable fuse, having both hardware and software elements, is used with the plurality of memory cells to indicate that at least one memory cell is unusable and should be shifted out of operation. The software programmable element includes a programmable register adapted to shift in an appropriate value indicating that at least one of the memory cells is flawed. The hardware element includes a fuse gated with the programmable register. Shifting is indicated either by software programmable fuse or hard fuse. Soft fuse registers may be chained together forming a shift register.Type: GrantFiled: May 12, 2009Date of Patent: July 20, 2010Assignee: Broadcom CorporationInventors: Esin Terzioglu, Gil Winograd
-
Patent number: 7750675Abstract: A method and computer program product for running state machines by the steps of running at least a first and a second state machine in parallel, observing at least the first state machine for at least one first synchronization rule, and changing the state of the second state machine when the first synchronization rule applies.Type: GrantFiled: December 19, 2006Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventors: Ajay Dholakia, Jan Van Lunteren
-
Patent number: 7733124Abstract: A programmable logic device (PLD) includes a core region having a plurality of logical array blocks (LABs). Each one of the plurality of logical array blocks include a plurality of logic elements capable of communicating with each other through interconnections defined within each logical array block. The logic elements include a look up table (LUT), wherein a LUT of a first logic element and a LUT of a second logic element share a register. In one embodiment, more than two logic elements may share a register. Thus, the embodiments provide for the ability to vary sequential logic, e.g., registers, instead of rigidly fixing the sequential logic and consequently the ratio of combinatorial logic to sequential logic.Type: GrantFiled: June 22, 2007Date of Patent: June 8, 2010Assignee: Altera CorporationInventors: Keith Duwel, Michael D. Hutton
-
Patent number: 7728627Abstract: A power sequencing method may use a state machine in a programmable sequencer to program relative timing of signals to activate different power rails attached to an integrated circuit. Input lines may specify the sequencing program. Alternatively, the programmable sequencer may use an EEPROM or other computer-readable medium to program itself with a particular image of the sequencing program. The programmable sequencer may be implemented by a Field Programmable Gate Array (FPGA).Type: GrantFiled: September 4, 2008Date of Patent: June 1, 2010Assignee: Alcatel LucentInventors: Don Pike, David Peppy, John Madsen
-
Patent number: 7724027Abstract: A method for configuring a signal path within a digital integrated circuit. The method includes transmitting an output from a first logic module, receiving the output at a second logic module, and conveying the output from the first logic module to the second logic module by using a configurable signal path. The configurable signal path is variable by selectively including at least one latch.Type: GrantFiled: March 31, 2005Date of Patent: May 25, 2010Inventors: Guillermo J. Rozas, Robert P. Masleid
-
Patent number: 7719304Abstract: The present invention provides a radiation hardened flip-flop formed from a modified temporal latch and a modified dual interlocked storage cell (DICE) latch. The temporal latch is configured as the master latch and provides four output storage nodes, which represent outputs of the temporal latch. The DICE latch is configured as the slave latch and is made of two cross-coupled inverter latches, which together provide four DICE storage nodes. The four outputs of the temporal latch are used to write the four DICE storage nodes of the DICE latch. The temporal latch includes at least one feedback path that includes a delay element, which provides a delay.Type: GrantFiled: May 8, 2008Date of Patent: May 18, 2010Assignee: Arizona Board of Regents for and on behalf of Arizonia State UniversityInventors: Lawrence T. Clark, Jonathan E. Knudsen
-
Patent number: 7710147Abstract: Techniques and circuitry provide fast, accurate, proper, and reliable transfer of configuration data from an on-chip nonvolatile memory to the programmable logic core of a programmable logic integrated circuit. A first technique includes not allowing the programmable logic to be configured until the data held in the on-chip nonvolatile memory can be read correctly and reliably. A second technique includes verifying the configuration data is transferred from the nonvolatile memory to the programmable logic core correctly and without error during the transfer process. These two techniques may be combined or used individually during the configuration of an integrated circuit.Type: GrantFiled: May 19, 2008Date of Patent: May 4, 2010Assignee: Altera CorporationInventors: Thomas H. White, William Bradley Vest, Dirk Alan Reese, Myron Wai Wong
-
Patent number: 7705628Abstract: A programmable logic device architecture having logic elements with dedicated hardware to configure the look up tables of the logic element to either perform logic functions or to operate as a register for pipelining or other purposes. The programmable logic device includes a general interconnect and a plurality of logic array blocks interconnected by the general interconnect. Each of the plurality of logic blocks further includes one or more logic elements. The logic elements each include a first look up table, a second look up table, and dedicated hardware within the logic element to configure the first look table and the second look up table as a register without having to use the general interconnect. In one embodiment, the dedicated hardware includes a plurality of dedicated interconnects within the logic element to configure the two look up tables as a pair of cross coupled muxes or latches when configured as a register.Type: GrantFiled: July 12, 2006Date of Patent: April 27, 2010Assignee: Altera CorporationInventors: Michael D. Hutton, Andy L. Lee, Gregg William Baeckler, Jinyong Yuan, Keith Duwel
-
Patent number: 7701254Abstract: The present disclosure involves reconfigurable circuits that include an asynchronous data path with asynchronous control and at least one logic element coupled with the asynchronous data path that allows the circuit to be configured to more than one logical implementation through data and control token. In one particular example, the asynchronous data path with asynchronous control includes an interconnection of memory elements, such as latches, with each memory element including a corresponding asynchronous control element, such as a GasP element. One or more logical elements are coupled at one or more points of the data path, such coupling may involve feed-back, feed-forward, or combinations of both, and may include external data connections. Through distribution of data items and control tokens to the asynchronous data path with asynchronous control, the fixed logical coupling to the data path may be reconfigured to provide various logical arrangements.Type: GrantFiled: March 13, 2008Date of Patent: April 20, 2010Assignee: Oracle America, Inc.Inventors: Alex Chow, William Stuart Coates, Robert David Hopkins
-
Publication number: 20100090720Abstract: A programming interface device for a programmable logic circuit, the programmable logic circuit comprising a series of parallel logic block chains each having first and second connection means, the first and second connection means being disposed at opposite ends of each chain. The programming interface device comprising first and second interfacing means for interfacing with the first and second connection means of each logic block chain, respectively and at least one programming circuit, each programming circuit arranged to configure a plurality of serially connected logic blocks. Finally, the programming interface comprises programmable connection means for connecting the connection means of each logic block chain to either the connection means of another logic block chain or directly to one of the at least one programming circuits, such that the parallel logic block chains can be configured in parallel, series or in any combination thereof.Type: ApplicationFiled: October 8, 2009Publication date: April 15, 2010Inventors: Simon Deeley, Anthony Stansfield
-
Publication number: 20100085802Abstract: N-valued re-circulating latches using n-valued reversible inverters with n>3 are disclosed. Latches using n-valued self-reversing inverters are provided; latches using n-valued universal inverters are provided; and latches using inverters which are not self-reversing or universal are also provided. A latch may use two individually controlled gates. It may also use one individually controlled gate. N-valued latches are provided wherein a state is represented by a signal being an independent instance of a physical phenomenon. A latch not using absence-of-signal as a state is also provided.Type: ApplicationFiled: December 10, 2009Publication date: April 8, 2010Applicant: Temarylogic LLCInventor: Peter Lablans
-
Patent number: 7692449Abstract: A dynamic and differential CMOS logic style is disclosed in which a gate uses a fixed amount of energy per evaluation event. The gate switches its output at every event and loads a constant capacitance. The logic style is a Dynamic and Differential Logic (DDL) style. The DDL style logic typically has one charging event per clock cycle and the charging event does not depend on the input signals. The differential feature masks the input value because a precharged output nodes is discharged during the evaluation phase. The dynamic feature breaks the input sequence: the discharged node is charged during the subsequent precharge phase.Type: GrantFiled: August 13, 2008Date of Patent: April 6, 2010Assignee: The Regents of the University of CaliforniaInventors: Ingrid M. Verbauwhede, Kris J. V. Tiri
-
Patent number: 7688107Abstract: The present invention provides a shift register which can operate favorably without providing a level shift portion.Type: GrantFiled: March 24, 2006Date of Patent: March 30, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Mitsuaki Osame, Aya Anzai, Mizuki Sato
-
Patent number: 7683665Abstract: A system and method of implementing multiple programmable finite state machines using a shared transition table is disclosed, the method including forming a plurality of finite state machine cores such that an amount of the plurality of finite state machine cores is unchangeable, forming a state transition array, and forming a routing network such that the forming the plurality of associated state transition elements is realized.Type: GrantFiled: April 21, 2009Date of Patent: March 23, 2010Assignee: International Business Machines CorporationInventors: Rolf Fritz, Ulrich Mayer, Thomas Schlipf, Christopher S Smith
-
Patent number: 7684278Abstract: Method and apparatus for implementing first-in-first-out (FIFO) memories using time-multiplexed memory in an integrated circuit are described. A block random access memory (BRAM) circuit embedded in the integrated circuit is provided. The BRAM includes at least one port responsive to a respective at least one BRAM clock signal. FIFO logic is configured to implement a plurality of FIFOs in the BRAM having a plurality of interfaces. Multiplexer logic is configured to selectively couple the plurality of output interfaces of the FIFO logic to the at least one port of the BRAM circuit responsive to at least one FIFO clock signal. Each of the at least one BRAM clock signal has at least twice the frequency of a respective one of the at least one FIFO clock signal.Type: GrantFiled: August 26, 2008Date of Patent: March 23, 2010Assignee: XILINX, Inc.Inventors: Paul R. Schumacher, Mark Paluszkiewicz, Kornelis A. Vissers
-
Patent number: 7683666Abstract: A method and apparatus involve operating a circuit that includes a first portion and a second portion, including: operating the first portion in synchronism with a clock signal; maintaining in the first portion a logical value that can vary dynamically; and operating the second portion in a selected one of first and second operational modes. The operating of the second portion includes: responding to the occurrence of a control signal during operation in the first operational mode by causing the second portion to force the logical value in the first portion to a predetermined logical state in a manner asynchronous to the clock signal; and responding to the occurrence of the control signal during operation in the second operational mode by causing the second portion to force the logical value in the first portion to the predetermined logical state in a manner synchronized with the clock signal.Type: GrantFiled: January 21, 2009Date of Patent: March 23, 2010Assignee: XILINX, Inc.Inventor: Schuyler E. Shimanek
-
Patent number: 7671624Abstract: A packaged PLD solution includes a first die having a masked-Read Only Memory (ROM) that is programmed during its fabrication to store configuration data, and includes a second die having a PLD including a number of configurable resources collectively configured to implement a circuit design embodied by the configuration data. The first die is electrically connected to the second die, and both the first die and second die are stacked and encapsulated together to form the packaged PLD solution. The configuration data is programmed into the masked-ROM by a manufacturer of both the masked-ROM and the PLD.Type: GrantFiled: October 10, 2006Date of Patent: March 2, 2010Assignee: XILINX, Inc.Inventor: James A. Walstrum, Jr.
-
Patent number: 7672738Abstract: A programmable controller includes at least one user input interface, and an input register, at least one user output interface, programmable logic hardware and program loading means. The user input interface and input register is for connection to process plant and/or machinery to provide sampled and stored input data in digital form. The user output interface is for connection to process plant and/or machinery and receives output data in digital form. The programmable logic hardware includes a plurality of basic logic elements and electrically configurable interconnections. The interconnections are configurable to interconnect the logic elements as a user control program circuit and to connect the user control program circuit to the input and output interfaces. The program loading means enables the user to configure the programmable logic hardware as a circuit implementing a user control program prior to initiating control of the associated process plant and/or machinery.Type: GrantFiled: November 9, 2001Date of Patent: March 2, 2010Inventor: Derek Ward
-
Patent number: 7671627Abstract: In the case of a pipelined processor, a performance gain is achievable through dynamically generating a main clock signal associated with a synchronous logic circuit and generating at least one backup register clock signal, the backup register clock signal at the same frequency as the main clock signal and phase shifted from the main clock signal to thereby provide additional time for one or more of the logic stages to execute. Error detection or error recovery may be performed using the backup registers. The methodology can further be extended, to design a system with cheaper technology and simple design tools that initially operates at slower speed, and then dynamically overclocks itself to achieve improved performance, while guaranteeing reliable execution.Type: GrantFiled: April 22, 2008Date of Patent: March 2, 2010Assignee: Iowa State University Research Foundation, Inc.Inventors: Arun Somani, Mikel Bezdek
-
Publication number: 20100043619Abstract: A method and system for controlling actuators in a mechanical reproducing piano or other instrument. In one implementation, a single finite state machine is provided to control all the actuators. The finite state machine may be or include a shift register or a toggle register, which increases the operating speed. When a note is to be played, the desired dynamic is mapped into a start vector and a stop vector. The actuator is turned on when the state of the finite state machine is equal to the start vector, and is turned off when the state of the finite state machine is equal to the stop vector. Furthermore, the period of the finite state machine is adjusted to be directly proportional to the supply voltage. This allows notes to be played at the desired dynamics even when the supply voltage fluctuates.Type: ApplicationFiled: September 8, 2008Publication date: February 25, 2010Inventor: Wayne Stahnke
-
Patent number: 7669102Abstract: A memory coupled to a programmable logic device (PLD) is configured through the PLD's JTAG port. A soft core loaded into the PLD connects to the JTAG port and memory. An external programming host device connects to the JTAG port, sends instructions and data to and receives data from the memory via the JTAG port and soft core. A synchronization JTAG instruction is loaded, and a Shift Data state of the JTAG port state machine is used. The programming host device and soft core are synchronized, and a memory chip select is asserted. A memory instruction, such as READ, WRITE or ERASE is loaded into the memory. An RTI state of the state machine is used to wait for instruction completion and the chip select is deasserted. Another instruction is processed starting with using the Shift Data state. Alternatively, a PLD Shift Data Register is used in conjunction with the soft core.Type: GrantFiled: September 1, 2006Date of Patent: February 23, 2010Assignee: XILINX, Inc.Inventors: Wayne E. Wennekamp, Randal Kuramoto, James A. Walstrum, Jr., Sanja Srivastava, Neil G. Jacobson
-
Patent number: 7667494Abstract: Methods and apparatus are provided for a fast unbalanced pipeline architecture. A disclosed pipeline buffer comprises a plurality of memory registers connected in series, each of the plurality of memory registers, such as flip-flops, having an enable input and a clock input; and a controlling memory register having an output that drives the enable inputs of the plurality of memory registers, whereby a predefined binary value on an input of the controlling memory register shifts values of the plurality of memory registers on a next clock cycle. A plurality of the disclosed pipeline buffets can be configured in a multiple stage configuration. At least one of the plurality of memory registers can comprise a locking memory register that synchronizes the pipeline buffer. The pipeline buffer can optionally include a delay gate to delay a clock signal and an inverter to invert the delayed clock signal.Type: GrantFiled: March 31, 2008Date of Patent: February 23, 2010Assignee: LSI CorporationInventors: Alexander Andreev, Ivan Pavisic, Igor Vikhliantsev
-
Publication number: 20100039139Abstract: A cell element field for data processing, having function cell means for execution of algebraic and/or logic functions and memory cell means for receiving, storing and/or outputting information is described. Function cell-memory cell combinations are formed in which a control connection leads from the function cell means to the memory cell means.Type: ApplicationFiled: August 14, 2009Publication date: February 18, 2010Inventor: MARTIN VORBACH
-
Publication number: 20100039135Abstract: Semiconductor integrated circuit has a control circuit. The control circuit causes the clock signal generating circuit to control the first clock signal and the second clock signal to make a logic of data held by the first data holding terminal and a logic of data held by the second data holding terminal equal to each other, and switches on the switch circuit, and the error detection circuit senses a logic of the first data holding terminal and a logic of the second data holding terminal after switching on the switching circuit.Type: ApplicationFiled: August 12, 2009Publication date: February 18, 2010Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Takayuki MIYAZAKI
-
Patent number: 7659749Abstract: A pulsed dynamic logic environment metric measurement circuit provides self-referenced, low area/cost and low power measurement of circuit environment metrics, such as supply voltage. A cascade of dynamic logic stages is clocked with a pulse having a width substantially independent of an environment metric to which the delay of the dynamic logic stages is sensitive. The number of dynamic logic stages that evaluate within a given pulse provides a direct measure of the pulse width, and thus the value of the circuit metric. The pulse may be generated from a logical exclusive-OR combination of a clock signal provided from two circuit paths that differ in sensitivity to the environment metric to be measured. One circuit path may have a delay substantially determined only by wire delay, which is not substantially sensitive to circuit environment metrics such as power supply voltage.Type: GrantFiled: October 22, 2007Date of Patent: February 9, 2010Assignee: International Business Machines CorporationInventor: Kanak B. Agarwal
-
Patent number: 7656194Abstract: A shift register circuit comprising a plurality of stages dependently connected to an initial input signal or an output signal of a previous stage and connected to first and second clock signals which are mutually inverted. Each stage includes eight switching devices interconnected together with three capacitors and interfaced through eleven interface points. Some of the interface points are connected to the first and second clock signals according to whether the stage is an even numbered stage or an odd numbered stage. Other ones of the interface points are connectable to the first and second clock signals in alternative ways to reduce power consumption without changing an internal configuration of the stage.Type: GrantFiled: August 17, 2006Date of Patent: February 2, 2010Assignee: Samsung Mobile Display Co., Ltd.Inventor: Dong Yong Shin
-
Patent number: 7656195Abstract: Disclosed herein is a latch circuit including a switching circuit for switching output/non-output of an externally inputted external signal based on a predetermined control signal, a state retaining circuit for inputting a signal outputted from the switching circuit as an input signal, and retaining the state of the logical level of an output signal that is outputted based on the input signal, and a clear circuit for changing the logical level of the input signal to a clear level based on a clear signal.Type: GrantFiled: December 21, 2007Date of Patent: February 2, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Koichi Suzuki
-
Patent number: 7656191Abstract: Circuitry for facilitating the use of the memory elements in the look-up tables (“LUTs”) of a field programmable gate array (“FPGA”) as user-accessible, distributed RAM. For example, a register associated with a LUT and that is not needed in the read data path in user RAM mode can be used to register data for writing in user RAM mode. As another example, an otherwise unneeded register associated with a LUT can be used to provide a synchronous read address signal for user RAM mode. Several other features are shown for similarly facilitating user RAM mode with minimal (if any) additional circuitry being required in the FPGA.Type: GrantFiled: May 30, 2008Date of Patent: February 2, 2010Assignee: Altera CorporationInventors: David Lewis, Paul Leventis, Vaughn Betz, Thomas Yau-Tsun Wong, Andy Lee, Philip Pan
-
Patent number: 7656193Abstract: In one embodiment of the invention, a programmable logic device includes a plurality of programmable resources; non-volatile configuration memory adapted to store configuration data for configuring the plurality of programmable resources; a register adapted to load configuration data into the non-volatile configuration memory; and test circuitry coupled to the register. The test circuitry is adapted to configure a programmable resource with test data stored in the register rather than with configuration data stored in the non-volatile configuration memory. In another embodiment of the invention, the programmable logic device includes a buffer coupled between the configuration memory and a programmable resource, and the test circuitry includes a logic circuit coupled between the register, the configuration memory, and the buffer. The logic circuit is responsive to a test mode signal to route test data from the register to the buffer.Type: GrantFiled: December 3, 2008Date of Patent: February 2, 2010Assignee: Lattice Semiconductor CorporationInventors: Trent Whitten, Kam Fai So
-
Patent number: 7656196Abstract: N-valued re-circulating latches using n-valued reversible inverters with n>3 are disclosed. Latches using n-valued self-reversing inverters are provided; latches using n-valued universal inverters are provided; and latches using inverters which are not self-reversing or universal are also provided. A latch may use two individually controlled gates. It may also use one individually controlled gate. N-valued latches are provided wherein a state is represented by a signal being an independent instance of a physical phenomenon. A latch not using absence-of-signal as a state is also provided.Type: GrantFiled: April 2, 2008Date of Patent: February 2, 2010Assignee: Ternarylogic LLCInventor: Peter Lablans
-
Patent number: RE41561Abstract: A system for reducing the number of programmable architecture elements in a look-up table required for implementing Boolean functions or operations that are identical or logically equivalent is provided. The system may include a single set of storage elements connected to the inputs of multiple decoders, and the storage elements may be concurrently accessed by the decoders to provide simultaneous multiple outputs thereto.Type: GrantFiled: April 25, 2008Date of Patent: August 24, 2010Inventor: Ankur Bal