With Feedback Patents (Class 327/155)
  • Patent number: 11899049
    Abstract: The present invention discloses a comparison circuit having adaptive comparison mechanism is provided. A comparator is enabled by an enabling signal having an enabling state during a comparison stage to compare a first voltage and a second voltage to generate a comparison result. A comparison determining circuit sets a stage indication signal at an unfinished state and a finished state before and after the comparison result is generated. A time accumulating circuit starts to accumulate an accumulated time when the enabling signal is at the enabling state and stops accumulating when the stage indication signal is at the finished state to generate a comparison time. A determining circuit performs statistics on the comparison time to generate a predetermined threshold time and sets a predetermined comparison result as the comparison result under the condition that the comparison result is not generated and the accumulated time exceeds the predetermined threshold time.
    Type: Grant
    Filed: October 25, 2022
    Date of Patent: February 13, 2024
    Assignee: REALTEK SEMICONDUCTOR CORPORATION
    Inventor: Shih-Hsiung Huang
  • Patent number: 11874694
    Abstract: A semiconductor device includes an oscillator configured to generate a first clock signal, a first terminal via which an input clock signal is fed in from the outside, a first counter configured to count a clock signal based on the first clock signal between edges in the input clock signal, and a controller configured to send to the oscillator an instruction to adjust the frequency of the first clock signal based on the result of comparison of the count value by the first counter with an expected value.
    Type: Grant
    Filed: December 29, 2020
    Date of Patent: January 16, 2024
    Assignee: Rohm Co., Ltd.
    Inventor: Kei Nagao
  • Patent number: 11848070
    Abstract: Memory with DQS pulse control circuitry is disclosed herein. In one embodiment, a memory device comprises a DQS terminal and circuitry operably coupled to the DQS terminal. The DQS terminal is configured to receive an external DQS signal including a first pulse having a first width. In turn, the circuitry is configured to generate a second pulse based at least in part on the first pulse and output an internal DQS signal including the second pulse. The second pulse can have a second width greater than the first width. In some embodiments, the external DQS signal can further include a third pulse having a third width greater than the second width. In such embodiments, the circuitry can be further configured to generate and output a fourth pulse based at least in part on the third pulse that has a fourth width equivalent to the third width.
    Type: Grant
    Filed: November 10, 2021
    Date of Patent: December 19, 2023
    Assignee: Micron Technology, Inc.
    Inventors: Mijo Kim, Scott E. Smith, Si Hong Kim
  • Patent number: 11694736
    Abstract: Apparatuses and methods for setting a duty cycler adjuster for improving clock duty cycle are disclosed. The duty cycle adjuster may be adjusted by different amounts, at least one smaller than another. Determining when to use the smaller adjustment may be based on duty cycle results. A duty cycle monitor may have an offset. A duty cycle code for the duty cycle adjuster may be set to an intermediate value of a duty cycle monitor offset. The duty cycle monitor offset may be determined by identifying duty cycle codes for an upper and for a lower boundary of the duty cycle monitor offset.
    Type: Grant
    Filed: February 10, 2022
    Date of Patent: July 4, 2023
    Assignee: Micron Technology, Inc.
    Inventor: Kang-Yong Kim
  • Patent number: 11658666
    Abstract: A fractional-N all digital phase locked loop (ADPLL) includes a randomly modulated delay having a triangular distribution to a frequency reference at an input of the fractional-n ADPLL to reduce spurious tones introduced by delta-sigma modulation of a frequency control word without requiring active control or calibration. In some embodiments, a delay line generates the randomly modulated delay based on a uniformly distributed random number with a flat spectrum that is shaped by a high pass filter.
    Type: Grant
    Filed: March 30, 2022
    Date of Patent: May 23, 2023
    Assignee: NXP B.V.
    Inventors: Ulrich Moehlmann, Kai Hendrik Misselwitz
  • Patent number: 11641208
    Abstract: A frequency locking method for a phase-locked loop comprises the following steps: S1, a frequency control module controls a numerically controlled oscillator to obtain an maximum output frequency and a minimum output frequency; S2, obtain a minimum frequency ratio and a maximum frequency ratio by means of a time-to-digital converter and the frequency control module; S3, calculate a first frequency control word and a first frequency ratio according to the minimum frequency ratio and the maximum frequency ratio; S4, the frequency control module uses the Newton's iterative method to recalculate a new frequency control word; S5, obtain a new frequency ratio according to the new frequency control word; S6, if the new frequency ratio is within an error range, end iteration and stably output the new frequency control word, and otherwise, jump to step S4.
    Type: Grant
    Filed: May 11, 2022
    Date of Patent: May 2, 2023
    Assignee: SOUTH CHINA UNIVERSITY OF TECHNOLOGY
    Inventors: Zhijian Chen, Ziying Wu, Changjian Zhou, Pengfei Yu, Bin Li, Shaolin Zhou
  • Patent number: 11588489
    Abstract: A phase-locked loop (PLL) provided according to an aspect of the present disclosure includes a phase detector, a low-pass filter, an oscillator, an output block and a phase locking block. The oscillator generates an intermediate clock and the output block generates each of successive cycles of a feedback clock on counting a pre-determined number of cycles of the intermediate clock. The phase locking block, upon detecting the PLL being out of phase-lock, controls the operation of the output block to obtain phase-lock in the PLL within two cycles of the input clock from the time of detection of the PLL being out of phase-lock.
    Type: Grant
    Filed: May 10, 2022
    Date of Patent: February 21, 2023
    Assignee: Shaoxing Yuanfang Semiconductor Co., Ltd.
    Inventors: Rakesh Kumar Gupta, Nitesh Naidu, Raja Prabhu J, Srinath Sridharan, Ankit Seedher, Shivam Agrawal
  • Patent number: 11411568
    Abstract: The present disclosure discloses a Beidou signal tracking system with a nonlinear phase-locked loop. A nonlinear element and a low-pass filter are added behind a loop filter to adapt to an output from control of the loop filter, and then to control a phase of an output signal. An in-phase branch pre-filtering link is added before the loop filter to smoothly processing an input signal, and a loop filter of a third-order phase-locked loop assisted by a second-order frequency-locked loop is selected to ensure basic performance index of an algorithm. The in-phase branch pre-filtering link controls signal change of an in-phase branch signal within a reasonable range. The nonlinear element and the low-pass filter behind the loop filter, after proper selection of parameters, can make the phase-locked loop quickly lock within the range where the phase-locked loop could not be locked originally.
    Type: Grant
    Filed: January 27, 2022
    Date of Patent: August 9, 2022
    Assignees: Guangdong University of Technology, Russian Academy of Engineering
    Inventors: Kan Xie, Shengli Xie, Guoxu Zhou, Haochuan Zhang, Xiaobo Gu, Victor Fedorovich Kuzin
  • Patent number: 11152929
    Abstract: Embodiments of the disclosure are drawn to apparatuses and methods for lookahead duty cycle adjustment of a clock signal. Clock signals may be provided to a semiconductor device, such as a memory device, to synchronize one or more operations. A duty cycle adjuster (DCA) of the device may adjust the clock signal(s) based on a duty code determined during an initialization of the device. While the device is in operation, a lookahead DCA (LA DCA) may test a number of different adjustments to the clock signal(s), the results of which may be determined by a duty cycle monitor (DCM). The results of the DCM may be used to select one of the tested adjustments, which may be used to update the duty code.
    Type: Grant
    Filed: June 30, 2020
    Date of Patent: October 19, 2021
    Assignee: Micron Technology, Inc.
    Inventor: Dean D. Gans
  • Patent number: 11062748
    Abstract: A memory controller includes an interface to receive a data strobe signal and corresponding read data. The data strobe signal and the read data correspond to a read command issued by the memory controller, and the read data is received in accordance with the data strobe signal and an enable signal. A circuit in the memory controller is to dynamically adjust a timing offset between the enable signal and the data strobe signal, and control logic is to issue a supplemental read command in accordance with a determination that a time interval since a last read command issued by the memory controller exceeds a predetermined value.
    Type: Grant
    Filed: July 1, 2019
    Date of Patent: July 13, 2021
    Assignee: RAMBUS INC.
    Inventors: Bret Stott, Frederick A. Ware, Ian P. Shaeffer, Yuanlong Wang
  • Patent number: 10999049
    Abstract: A clock-data recovery circuit includes a variable data path delay, an injection-locked oscillator having a free-running frequency, and circuitry for adjusting at least one of the variable data path delay and the free-running frequency, including a counter configured to count repetitions of a bit value in an input data signal, and further being configured to, on occurrence of a first data pattern in the input data signal, indicative of saturation of inter-symbol interference, measure the input data signal at a first clock edge to determine a first data phase measurement value, measure the input data signal at clock centers immediately preceding and immediately following the first clock edge to determine second and third data phase measurement values, and based on first predetermined relationships among the first, second and third data phase measurement values, adjust the variable data path.
    Type: Grant
    Filed: April 5, 2019
    Date of Patent: May 4, 2021
    Assignee: Marvell Asia Pte, Ltd.
    Inventors: Jianmin Guo, Wenjie Li, Jingjing Deng, Changguo Shen, Hui Wang, Xin Ma
  • Patent number: 10944543
    Abstract: A signal conditioner for use in a serial data communications link. The signal conditioner including a tunable delay element responsive to a tuning signal to provide time domain delay modulation of the input data signals to generate conditioned (output) data signals, and phase comparator circuitry to generate the delay tuning signal based on a detected phase error between feedback conditioned data signals, and a reference signal. The tunable delay element and the phase comparator circuitry forming a delay-locked tuning loop to phase lock the conditioned data signals to the reference signal, independent of voltage domain frequency response. An example signal conditioner is a jitter attenuator/cleaner, where the bandwidth of the reference signal is lower than the bandwidth of the delay-locked tuning loop, to provide a low-jitter reference signal.
    Type: Grant
    Filed: June 30, 2020
    Date of Patent: March 9, 2021
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Eleazar Walter Kenyon, Arlo James Aude
  • Patent number: 10938980
    Abstract: Mobile device feature disablement is provided through a method that identifies, by a mobile device, a mobile device feature of which usability is to be disabled. The method includes identifying one or more hardware devices of the mobile device that the mobile device feature relies on for proper usability of the feature. The method also includes disabling, by the mobile device, one or more drivers of the one or more hardware devices, the disabling the one or more drivers disabling usability of the mobile device feature.
    Type: Grant
    Filed: September 19, 2019
    Date of Patent: March 2, 2021
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Cesar Augusto Rodriguez Bravo, Erik Rueger
  • Patent number: 10879998
    Abstract: An apparatus comprising a frequency standard circuit and a tracking circuit. The frequency standard circuit may be configured to generate an internal frequency standard and adjust the internal frequency standard in response to a tuning signal. The tracking circuit may be configured to receive a reference signal from an external source and a feedback signal of the internal frequency standard and generate the tuning signal. The tuning signal may be configured to synchronize the internal frequency standard to the reference signal. The internal frequency standard may be implemented local to a frequency converter. The tracking circuit may have a bandwidth that prevents unwanted content on the reference signal from corrupting the internal frequency standard.
    Type: Grant
    Filed: March 26, 2020
    Date of Patent: December 29, 2020
    Assignee: MISSION MICROWAVE TECHNOLOGIES, LLC
    Inventors: Blythe C. Deckman, Michael P. DeLisio, Jr.
  • Patent number: 10862460
    Abstract: In an embodiment, a duty cycle controller comprises a delay circuit configured to output the feedback clock signal by delaying an output clock signal combined from an input clock signal and a feedback clock signal by a predetermined delay time, wherein the delay circuit comprises a unit delay circuit configured to delay the output clock signal by a time less than the predetermined delay time and configured to delay the feedback clock signal by the predetermined delay time by letting the output clock signal pass the unit delay circuit as many as a predetermined loop count.
    Type: Grant
    Filed: July 26, 2019
    Date of Patent: December 8, 2020
    Assignees: SK hynix Inc., Seoul National University R&DB Foundation
    Inventors: Jaewook Kim, Mino Kim, Suhwan Kim, Deog-Kyoon Jeong
  • Patent number: 10764113
    Abstract: In one embodiment, a method includes monitoring, by a control loop including a processor and a memory, a first environment. The control loop includes one or more predetermined control loop parameters. The method also includes receiving, by the control loop and in response to monitoring the first environment, first data from the first environment and receiving, by the control loop, information from an adaptation control loop. The method also includes determining, by the control loop, to automatically adjust at least one of the one or more predetermined control loop parameters based at least in part on the information received from the adaptation control loop and automatically adjusting, by the control loop, the one or more predetermined control loop parameters. The method further includes determining, by the control loop, to initiate an action based on the first data collected from the first environment and the one or more adjusted control loop parameters.
    Type: Grant
    Filed: July 5, 2018
    Date of Patent: September 1, 2020
    Assignee: AT&T INTELLECTUAL PROPERTY I, L.P.
    Inventors: Jeffrey Aaron, James Fan
  • Patent number: 10742203
    Abstract: A delay line circuit with a calibration function, includes N delay modules and a calibration module. The N delay modules are serially coupled to each other. The calibration module generates a calibration start signal and a calibration stop signal according to a calibration signal and a clock signal, and the calibration start signal is outputted to the N delay modules, so that the N delay modules output N delay signals according to N control signals and the calibration start signal. The calibration module calibrates the N control signals according to the N delay signals and the calibration stop signal, so that the N delay modules generate N calibrated delay signals according to the N calibrated control signals and the clock signal. A generation time instant of the calibration stop signal is later than a generation time instant of the calibration start signal.
    Type: Grant
    Filed: July 18, 2019
    Date of Patent: August 11, 2020
    Assignee: NUVOTON TECHNOLOGY CORPORATION
    Inventor: Wei-Ling Lin
  • Patent number: 10742391
    Abstract: A signal conditioner for use in a serial data communications link. The signal conditioner including a tunable delay element responsive to a tuning signal to provide time domain delay modulation of the input data signals to generate conditioned (output) data signals, and phase comparator circuitry to generate the delay tuning signal based on a detected phase error between feedback conditioned data signals, and a reference signal. The tunable delay element and the phase comparator circuitry forming a delay-locked tuning loop to phase lock the conditioned data signals to the reference signal, independent of voltage domain frequency response. An example signal conditioner is a jitter attenuator/cleaner, where the bandwidth of the reference signal is lower than the bandwidth of the delay-locked tuning loop, to provide a low-jitter reference signal.
    Type: Grant
    Filed: March 20, 2019
    Date of Patent: August 11, 2020
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Eleazar Walter Kenyon, Arlo James Aude
  • Patent number: 10742222
    Abstract: Techniques are described for peak-adaptive sampling demodulation for radiofrequency transceivers. For example, a tag input signal is received via an antenna, from which a clock input signal can be extracted. Multiple clock output signals can be generated responsive to the extracted clock input signal, such that each has a different respective phase. A multiphase selector can identify the one of the clock output signals that has the respective phase that is closest to the phase of the tag input signal and is best suited for sampling the peak of the tag input signal, accordingly. A single-path detector can generate a data output signal by using the identified clock output signal to sample the tag input signal, and the detector can filter and amplify the data output signal using small-signal devices.
    Type: Grant
    Filed: December 12, 2018
    Date of Patent: August 11, 2020
    Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.
    Inventors: Ahmed Emira, Ahmet Tekin, Hassan Osama Elwan, Janakan Sivasubramaniam
  • Patent number: 10594855
    Abstract: Mobile device feature disablement is provided through a method that identifies, by a mobile device, a mobile device feature of which usability is to be disabled. The method includes identifying one or more hardware devices of the mobile device that the mobile device feature relies on for proper usability of the feature. The method also includes disabling, by the mobile device, one or more drivers of the one or more hardware devices, the disabling the one or more drivers disabling usability of the mobile device feature.
    Type: Grant
    Filed: November 14, 2017
    Date of Patent: March 17, 2020
    Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
    Inventors: Cesar Augusto Rodriguez Bravo, Erik Rueger
  • Patent number: 10361690
    Abstract: A first integrated circuit configured to send data to a second integrated circuit may perform a duty cycle correction process and/or a skew correction process. For duty cycle correction, a data-in input buffer is enabled to feedback an output clock signal from an output clock node to a duty cycle correction circuit that adjusts a delay of a clock signal received from a delay-locked loop circuit. For skew correction, data-in input buffers are enabled to feedback an output clock signal and an output data signal to adjust delay amounts of delay circuits that adjust delays of clock signals output to clock inputs of output path circuits.
    Type: Grant
    Filed: June 14, 2018
    Date of Patent: July 23, 2019
    Assignee: SanDisk Technologies LLC
    Inventors: Sravanti Addepalli, Ravindra Arjun Madpur, Sridhar Yadala
  • Patent number: 10284184
    Abstract: A charge pump unit including a capacitor that accumulates a charge on an output node according to a first clock signal and a transfer gate that takes in and applies a voltage of an input node to the output node according to a second clock signal received at a control terminal is controlled in the following manner. If the ratio of the total time of periods in which the voltage of the output node is higher than a target voltage in a predetermined monitoring period is smaller than or equal to a first threshold, i.e., if the charge pump unit executes a boosting operation for a relatively long period, a pulse voltage value of the second clock signal is increased.
    Type: Grant
    Filed: April 26, 2017
    Date of Patent: May 7, 2019
    Assignee: LAPIS Semiconductor Co., Ltd.
    Inventor: Hiroyuki Tanikawa
  • Patent number: 10250248
    Abstract: In some embodiments, an apparatus comprises a device clock configured to generate a device clock signal a synchronization (SYSREF) clock generation circuit configured to receive the device clock signal from the device clock. The SYSREF clock generating circuit comprises a SYSREF divider configured to generate a SYSREF clock at least partially according to the device clock signal, an interpolator configured to generate a shifted clock at least partially according to the device clock signal, and a latch coupled to the SYSREF divider and the interpolator and configured to sample the SYSREF clock at a rising edge of the shifted clock.
    Type: Grant
    Filed: August 8, 2018
    Date of Patent: April 2, 2019
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Srikanth Manian, Srinivas Theertham, Jagdish Chand, Dinesh Jain
  • Patent number: 10250265
    Abstract: Once a delay locked loop has been locked to a clock signal, an omitted clock cycle is injected into the input of the delay locked loop without stopping the operation of the delay locked loop. The omitted cycle is later detected at an output of the delay locked loop, and the delay between the input and output is determined based on the time the omitted cycle requires to propagate through the delay locked loop. Once determined, the number of cycles of delay for the delay locked loop can be used in conjunction with an internal clock signal to launch data and/or data strobes from memory devices and memory controllers such that the proper phase alignment and clock cycle alignment is achieved.
    Type: Grant
    Filed: August 9, 2018
    Date of Patent: April 2, 2019
    Assignee: Everspin Technologies, Inc.
    Inventors: Jieming Qi, Aaron Willey
  • Patent number: 10163486
    Abstract: A semiconductor device includes a clock gating tree comprising a first clock gating stage and a second clock gating stage. The first clock gating stage is configured to receive an activate detection signal and to activate clocking events in the second clock gating stage in response to the activate detection signal. The clocking events are not activated in the absence of the activate detection signal.
    Type: Grant
    Filed: August 31, 2017
    Date of Patent: December 25, 2018
    Assignee: Micron Technology, Inc.
    Inventor: Parthasarathy Gajapathy
  • Patent number: 10162045
    Abstract: The invention relates to a radar unit for transmitting and receiving a signal in a frequency band. The invention includes a control means and each of a transmission path and a receiving path. The transmission path includes an output unit for generating a transmission signal and a transmission antenna for emitting a transmission signal. The receiving path receives, processes, and relays a received signal, and has at least one receiving antenna for receiving the received signal. The control means is configured to activate the transmission path and to process the received signal. The transmission path, the receiving path, and the control means are configured to toggle the transmission output by means of a mono-frequency switching sequence, and to detect the frequency of the switching sequence in the receiving path. Furthermore, the invention provides a method for operating a radar unit, in particular, a method for monitoring a transmission output of the radar unit.
    Type: Grant
    Filed: October 14, 2014
    Date of Patent: December 25, 2018
    Assignee: Hella GmbH & Co. KGaA
    Inventor: Thomas Hesse
  • Patent number: 10075156
    Abstract: In some embodiments, an apparatus comprises a device clock configured to generate a device clock signal a synchronization (SYSREF) clock generation circuit configured to receive the device clock signal from the device clock. The SYSREF clock generating circuit comprises a SYSREF divider configured to generate a SYSREF clock at least partially according to the device clock signal, an interpolator configured to generate a shifted clock at least partially according to the device clock signal, and a latch coupled to the SYSREF divider and the interpolator and configured to sample the SYSREF clock at a rising edge of the shifted clock.
    Type: Grant
    Filed: August 9, 2017
    Date of Patent: September 11, 2018
    Assignee: TEXAS INSTRUMENTS INCORPORATED
    Inventors: Srikanth Manian, Srinivas Theertham, Jagdish Chand, Dinesh Jain
  • Patent number: 10069503
    Abstract: To speed up output clock alignment in a digital phase locked loop wherein a controlled oscillator generates synthesizer pulses that are divided to produce output pulses at a predetermined normal spacing and time location, and wherein during an alignment procedure the output pulses are moved in time in response to a delay value obtained by comparing a phase of the output pulses with a phase applied to the controlled oscillator averaged over a number of synthesizer pulses in a feedback circuit to align said output pulses with a reference clock taking into account hardware delay, a group of the output pulses is advanced during the alignment procedure to reduce the spacing between them. After determining the delay value averaged over the group of output pulses subsequent output pulses are restored to their normal spacing and time locations.
    Type: Grant
    Filed: May 17, 2017
    Date of Patent: September 4, 2018
    Assignee: Microsemi Semiconductor ULC
    Inventors: Changhui Cathy Zhang, Qu Gary Jin, Mark A. Warriner, Kamran Rahbar
  • Patent number: 9906212
    Abstract: A comparator circuit includes a differential circuit unit which detects a difference between two input signals, a current supply unit which supplies a current to the differential circuit unit, and a control unit which detects an operation timing of the differential circuit unit and controls the current supplied to the differential circuit unit by the current supply unit according to a detection result thereof.
    Type: Grant
    Filed: February 22, 2017
    Date of Patent: February 27, 2018
    Assignee: Sony Semiconductor Solutions Corporation
    Inventors: Takaaki Sugiyama, Ken Kitamura, Masaki Yoshioka, Ken Kikuchi
  • Patent number: 9600019
    Abstract: A clock modulation module and method for generating a modulated clock signal are provided. The clock modulation module comprises a comparator arranged to receive at a first input thereof a waveform signal, the waveform signal comprising a frequency representative of a frequency of a reference timing signal. The comparator is further arranged to receive at a second input thereof a reference voltage signal, and to output a modulated timing signal based on a comparison of the waveform signal and the reference voltage signal. Wherein the clock modulation module is arranged to output a modulated clock signal derived at least partly from the modulated timing signal output by the comparator.
    Type: Grant
    Filed: October 22, 2015
    Date of Patent: March 21, 2017
    Assignee: NXP USA, Inc.
    Inventors: Yuan Gao, Pascal Kamel Abouda
  • Patent number: 9477259
    Abstract: A method and apparatus for calibration of a clock signal used in data transmission is disclosed. The method includes a calibration having coarse and fine grain procedures. The coarse grain procedure begins from the center of a current eye and performs reads while decrementing the delay provided to the clock signal until at least one bit fails. This is repeated, from the center of the eye, incrementing until again at least one bit fails. The lower and upper last passing points are recorded. A fine grain procedure includes performing reads while decrementing, from the lower last passing point, recording points at which each bit fails until all fail. The fine grain procedure further includes incrementing, from the upper last passing point, recording points at which each bit fails until fail. Thereafter, a clock delay corresponding to the center of the new eye is determined based on the calibration data.
    Type: Grant
    Filed: January 15, 2015
    Date of Patent: October 25, 2016
    Assignee: Apple Inc.
    Inventors: Robert E. Jeter, Neeraj Parik, Sukalpa Biswas
  • Patent number: 9419783
    Abstract: A phase detecting apparatus and a phase adjusting method are provided. Determine whether to output a phase adjusting control signal according to a first data sampling value, a second data sampling value and a third data sampling value that are successively generated, so as to adjust a phase of a sampling clock signal used to sample a data signal.
    Type: Grant
    Filed: June 10, 2015
    Date of Patent: August 16, 2016
    Assignee: VIA Technologies, Inc.
    Inventors: Wei-Yu Wang, Cheng-Ming Ying
  • Patent number: 9413339
    Abstract: An electronic device includes a clock configured to transmit a first clock signal and a second clock signal for operation of the electronic device; a duty cycle corrector coupled to the clock to correct a duty cycle of the first and second clock signals, the duty cycle corrector being configured to: assign and store a first duty cycle correction code in response to the first clock signal; assign and store a second duty cycle correction code in response to the second clock signal; calculate an offset code based on the first and second duty cycle correction codes; and negate the offset code from results of duty cycle correction operations.
    Type: Grant
    Filed: May 29, 2014
    Date of Patent: August 9, 2016
    Assignee: Samsung Display Co., Ltd.
    Inventors: Amir Amirkhany, Mohammad Hekmat
  • Patent number: 9369264
    Abstract: An improved Eighth-Order Statistics (EOS) blind phase recovery method is proposed for high-order coherent modulation formats. The method combining EOS blind phase estimate with maximum-likelihood (ML) carrier phase estimate uses multi-stage feed-forward carrier phase recovery algorithm. Experimental results show that the proposed new algorithm can reduce the required computational effort by more than a factor of 3 for 16-QAM system.
    Type: Grant
    Filed: April 26, 2013
    Date of Patent: June 14, 2016
    Assignee: ZTE (USA) Inc.
    Inventor: Jianjun Yu
  • Patent number: 9344060
    Abstract: Signal-alignment circuitry, comprising: phase-rotation circuitry connected to receive one or more input clock signals and operable to generate therefrom one or more output clock signals; and control circuitry operable to control the amount of phase rotation applied by the phase-rotation circuitry to carry out a plurality of alignment operations, the alignment operations comprising: one or more first operations each comprising rotating one or more of said output clock signals relative to one or more of the other said output clock signals, to bring a phase relationship between said output clock signals, or clock signals derived therefrom, towards or into a given phase relationship; and one or more second operations each comprising rotating all of said output clock signals together, to bring a phase relationship between said output or derived clock signals and said input clock signals or an external-reference signal towards or into a given phase relationship.
    Type: Grant
    Filed: August 29, 2014
    Date of Patent: May 17, 2016
    Assignee: SOCIONEXT INC.
    Inventors: Ian Juso Dedic, Gavin Lambertus Allen
  • Patent number: 9294106
    Abstract: According to an embodiment, a circuit includes a first charge pump configured to generate a first current at a first node, a second charge pump configured to generate a second current at a second node, a loop filter coupled between the first and second nodes, the loop filter including a first filter path coupled to the first node, a second filter path coupled to the second node, and an isolation buffer interposed between the first and second filter paths. The second current at the second node is different than the first current at the first node. The circuit further includes an oscillator configured to apply a first gain to an output of the first filter path and a second gain to an output of the second filter path.
    Type: Grant
    Filed: July 3, 2014
    Date of Patent: March 22, 2016
    Assignee: STMicroelectronics International N.V.
    Inventors: Abhirup Lahiri, Nitin Gupta
  • Patent number: 9049057
    Abstract: Disclosed embodiments may include a circuit having a clock-to-output (TCO) compensation circuit coupled to a RAM pull-up transmitter and a RAM pull-down transmitter. The TCO compensation circuit may be configured to compare a first output with a second output and to generate a delay code, based on the comparison, for at least one other RAM transmitter on the die to adjust a duty cycle of a third output associated with the at least one other RAM transmitter. Other embodiments may be disclosed.
    Type: Grant
    Filed: June 28, 2012
    Date of Patent: June 2, 2015
    Assignee: Intel Corporation
    Inventors: Satish Krishnamoorthy, Harishankar Sridharan, Ritesh B. Trivedi, Senthilkumar Ganapathy
  • Patent number: 9035682
    Abstract: A method and apparatus for single port modulation of a phase locked loop frequency modulator includes a phase locked loop with a voltage controlled oscillator (VCO) and a integer loop for multiplying up the output of the VCO which is divided by a fractional-N modulator and divider in the feedback control. The integer loop enables the use of a high frequency reference oscillator that allows a closed loop response of the phase locked loop having a bandwidth that is wider than the modulation bandwidth.
    Type: Grant
    Filed: December 29, 2012
    Date of Patent: May 19, 2015
    Assignee: MOTOROLA SOLUTIONS, INC.
    Inventors: Paul H. Gailus, Joseph A. Charaska, Stephen B. Einbinder, Robert E. Stengel
  • Patent number: 9018991
    Abstract: A data recovery circuit may include a data sampling unit suitable for sampling source data including an edge data using data clocks and an edge clock, a data extraction unit suitable for extracting the edge data from sampled data outputted from the data sampling unit, a control signal generation unit suitable for generating a phase control signal in response to the edge data, and a multi-clock control unit suitable for controlling phases of the data clocks and the edge clock in response to the phase control signal.
    Type: Grant
    Filed: December 15, 2013
    Date of Patent: April 28, 2015
    Assignees: SK Hynix Inc., Industry-University Cooperation Foundation Hanyang University
    Inventors: Hae-Rang Choi, Yong-Ju Kim, Oh-Kyong Kwon, Kang-Sub Kwak, Jun-Yong Song, Hyeon-Cheon Seol
  • Publication number: 20150097603
    Abstract: An electronic device includes a clock configured to transmit a first clock signal and a second clock signal for operation of the electronic device; a duty cycle corrector coupled to the clock to correct a duty cycle of the first and second clock signals, the duty cycle corrector being configured to: assign and store a first duty cycle correction code in response to the first clock signal; assign and store a second duty cycle correction code in response to the second clock signal; calculate an offset code based on the first and second duty cycle correction codes; and negate the offset code from results of duty cycle correction operations.
    Type: Application
    Filed: May 29, 2014
    Publication date: April 9, 2015
    Inventors: Amir Amirkhany, Mohammad Hekmat
  • Publication number: 20150084677
    Abstract: Apparatuses and methods for mitigating uneven circuit degradation of delay circuits are disclosed. In an example method, an imbalance in transistor threshold voltages is detected between a transistor of a first delay circuit and a transistor of a second delay circuit that is series coupled to the first delay circuit, and a clock level of an input clock signal to the first delay circuit is switched responsive to detecting the imbalance.
    Type: Application
    Filed: September 23, 2013
    Publication date: March 26, 2015
    Applicant: Micron Technology, Inc.
    Inventor: Scott D. Van De Graaff
  • Patent number: 8981856
    Abstract: An oscillator circuit includes an adjustable frequency oscillator configured to free-run at a first frequency below a desired second target frequency. This adjustable frequency oscillator is configured to modulate a frequency of its periodic output signal upwards from the first frequency to the second frequency in response to a feedback bias current. A divider is also provided, which is configured to convert the periodic output signal to a reduced-frequency control signal. This reduced-frequency control signal is provided to a frequency-to-current (F2C) converter, which is configured to drive the adjustable frequency oscillator with the feedback bias current (e.g., pull-down current) in response to the reduced-frequency control signal.
    Type: Grant
    Filed: August 30, 2013
    Date of Patent: March 17, 2015
    Assignee: Integrated Device Technology, Inc.
    Inventor: Trevor Newlin
  • Patent number: 8975970
    Abstract: A controlled oscillator is tuned to produce a desired, temperature independent frequency. A first frequency ratio is determined between a first frequency of the output signal generated by the controlled oscillator and a frequency of an output signal from another oscillator. The first frequency is determined based on a sensed temperature. A desired frequency of the output signal of the controlled oscillator is used to determine a desired frequency ratio between the desired frequency and the frequency of the output signal from the other oscillator. The controlled oscillator is tuned and the frequency ratio measured until the tuning has caused the desired frequency ratio to be achieved, thereby causing the controlled oscillator to provide the desired frequency.
    Type: Grant
    Filed: May 5, 2010
    Date of Patent: March 10, 2015
    Assignee: Silicon Laboratories Inc.
    Inventor: Jeffrey L. Sonntag
  • Patent number: 8952760
    Abstract: A gated voltage-controlled oscillator receives a gating signal and outputs an oscillating signal having a frequency corresponding to the gating signal. The gated voltage-controlled oscillator includes a delay unit, having a first terminal and a second terminal, and a multiplexer, having a first input terminal, a second input terminal, a select terminal and an output terminal. The first input terminal and the select terminal are coupled to the gating signal. The second input terminal is coupled to the first terminal of the delay unit. The output terminal outputs the oscillating signal and is coupled to the second terminal of the delay unit. The delay unit delays the oscillating signal and outputs the delayed oscillating signal into the second input terminal. The multiplexer outputs a signal of the first input terminal or the second input terminal according to the gating signal.
    Type: Grant
    Filed: December 21, 2012
    Date of Patent: February 10, 2015
    Assignees: Global Unichip Corp., Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Po-Shing Yu, Chia-Hsiang Chang, Ting-Hao Wang
  • Publication number: 20150035570
    Abstract: Exemplary embodiments are related to a clock doubler. A device may include a duty cycle correction circuit configured to receive an input clock signal and convey a corrected clock signal. The duty cycle correction circuit may include a first circuit to convey an output voltage during a first cycle of the input clock signal and correct a current mismatch of the first circuit during a second cycle of the input clock signal. The duty cycle correction circuit may also include a second circuit to convey the output voltage during the second cycle and correct a current mismatch of the second circuit during the first cycle. Further, the device may include a clock generator for receiving the corrected clock signal and generating an output clock.
    Type: Application
    Filed: July 30, 2013
    Publication date: February 5, 2015
    Applicant: QUALCOMM Incorporated
    Inventor: Jeffrey Mark Hinrichs
  • Patent number: 8937515
    Abstract: A device for mixing multiple (N) pulse density modulated (PDM) bit streams of a bit rate, the device comprises an input logic, an error accumulation circuit, an error correction circuit and an adder of more than N bits; wherein the device is arranged to output an output PDM bit stream that represents a mixture of the multiple input PDM bit streams; wherein the output PDM bit stream comprises a plurality of output PDM bits, wherein a certain output PDM bit of a plurality of output PDM bits that form the output PDM bit stream is generated during a certain clock cycle; wherein the input logic is arranged to select, during each fraction of the certain clock cycle, a current bit of a selected PDM bit stream, wherein different PDM bit streams are selected during different fragments of the certain clock cycle; wherein the error accumulation circuit is arranged to store intermediate values during a first fraction till a penultimate fraction of the certain clock signal and to store a last value during a last fraction
    Type: Grant
    Filed: October 23, 2013
    Date of Patent: January 20, 2015
    Assignee: DSP Group Ltd.
    Inventor: Moshe Haiut
  • Publication number: 20150002197
    Abstract: A variable frequency clock generator. In aspects, a clock generator includes a droop detector circuit configured to monitor a voltage supply to an integrated circuit. If the supply voltage falls below a specific threshold, a droop voltage flag may be set such that a frequency-locked loop is triggered into a droop voltage mode for handling the voltage droop at the supply voltage. In response, a current control signal that is input to an oscillator that generates a system clock signal is reduced by sinking current away from the current control signal to the oscillator. This results in an immediate reduction on the system clock frequency. Such a state remains until the voltage droop has dissipated when the current path is removed for sinking some of the current.
    Type: Application
    Filed: October 4, 2013
    Publication date: January 1, 2015
    Applicants: STMicroelectronics International N.V., STMicroelectronics (CROLLES 2) SAS
    Inventors: Kallol CHATTERJEE, Nitin AGARWAL, Junaid YOUSUF, Nitin GUPTA, Pierre DAUTRICHE
  • Patent number: 8890571
    Abstract: A method and apparatus for aligning an input signal to a clock signal in an integrated circuit are disclosed. The method includes receiving an input signal; determining whether the input signal is arriving too early or too late via a plurality of delay lines; and adjusting a delay of the plurality of delay lines in accordance with a result of the determining.
    Type: Grant
    Filed: January 10, 2012
    Date of Patent: November 18, 2014
    Assignee: Xilinx, Inc.
    Inventor: John G. O'Dwyer
  • Publication number: 20140333353
    Abstract: Disclosed are various embodiments for a clock and data recovery (CDR) system. The CDR system comprises a transition detection stage and a clock recovery stage. The transition detection stage is responsible for receiving the data signal and detecting whether a transition exists in the data signal by oversampling the data signal. The clock recovery stage generates a recovery clock based on whether there is a transition in the data signal.
    Type: Application
    Filed: May 22, 2013
    Publication date: November 13, 2014
    Applicant: Broadcom Corporation
    Inventor: Dae Woon Kang
  • Patent number: 8884666
    Abstract: Disclosed herein is a device comprising a first terminal for a first clock signal, a second terminal for a second clock signal substantially complementary to the first clock signal, a third terminal for a third clock signal, a fourth terminal for a fourth clock signal substantially complementary to the third clock signal, a first logic gate to produce a first intermediate signal, a second logic gate to produce a second intermediate signal, a first delay circuit to produce a third intermediate signal, and a second delay circuit to produce a fourth intermediate signal, and a first output circuit coupled to the first and second delay circuits to produce the third and fourth clock signals respectively at the third and fourth terminals.
    Type: Grant
    Filed: August 2, 2011
    Date of Patent: November 11, 2014
    Assignee: PS4 Luxco S.a.r.l.
    Inventors: Marco Passerini, Stefano Surico