Multiple Outputs With Plurality Of Delay Intervals Patents (Class 327/269)
-
Patent number: 8023612Abstract: Disclosed are, inter alia, methods, apparatus, computer-storage media, mechanisms, and means associated with a shift register with a dynamic entry point, which may particularly useful for aligning skewed data. The dynamic entry shift register typically includes a series of storage elements, with multiplexers distributed between the storage elements. Each of the multiplexers is configured to select between: (a) the output signal of a previous storage element, and (b) the input signal. A control is configured to configure the multiplexers for a data signal applied as the input signal to induce an appropriate delay of the data signal as the output signal. The dynamic entry shift register can be scaled to accommodate a longer delay while still using only 2:1 multiplexers between stages in the dynamic entry shift register(s).Type: GrantFiled: September 25, 2008Date of Patent: September 20, 2011Assignee: Cisco Technology, Inc.Inventors: Kenneth Michael Rose, Matthew Todd Lawson
-
Deskew system for eliminating skew between data signals and clock and circuits for the deskew system
Patent number: 7999591Abstract: A deskew system includes a first voltage control delay receiving a data signal and generating N-numbered delayed data signals obtained by delaying a phase of the data signal in units of 90/N, where N is a natural number that is not less than 1. In response to a phase control signal, a second voltage control delay receives a clock and generates N-numbered delayed clocks by delaying a phase of the clock in units of 90/N. A skew compensation control unit generates a plurality of skew control signals to compensate for skew between the data signal and the clock based on the data signal, the N-numbered delayed data signals, the clock, and the N-numbered delayed clocks.Type: GrantFiled: December 24, 2008Date of Patent: August 16, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Jin Kim, Jang Jin Nam -
Patent number: 7977994Abstract: A hybrid digital pulse width modulator (DPWM) with digital delay-locked loops (DLLs) is provided. In this implementation, the digital pulse-width-modulator is synthesizable and includes a digital delay-locked loop around a delay-line to achieve constant frequency clocked operation. In this implementation, the resolution of the modulator is consistent over a wide range of process or temperature variations. The DPWM may implement trailing-edge, leading-edge, triangular, or phase-shift modulation. In an implementation suitable for DC-DC converters with synchronous rectifiers, for example, the DPWM may include two or more outputs for programmable dead-times. In another implementation, a digital pulse-width-modulator with a digital phase-locked loop is also provided.Type: GrantFiled: June 13, 2008Date of Patent: July 12, 2011Assignee: The Regents of the University of Colorado, A Body CorporateInventors: Vahid Yousefzadeh, Anthony Carosa, Toru Takayama, Dragan Maksimovic
-
Publication number: 20110164007Abstract: Disclosed herein is a delay circuit for performing one of a charge and a discharge in two stages, and delaying a signal, the delay circuit including an output section configured to output a delayed signal; two power supplies; and a delay inverter; wherein the delay inverter has a first transistor and a second transistor of an identical channel type for one of a first charge and a first discharge, the first transistor and the second transistor being connected in series with each other between the output section and one power supply, and the delay inverter has a third transistor of a different channel type from the first transistor and the second transistor for one of a second charge and a second discharge, the third transistor being connected in parallel with one of the first transistor and the second transistor.Type: ApplicationFiled: March 11, 2011Publication date: July 7, 2011Applicant: Sony CorporationInventors: Werapong Jarupoonphol, Yoshitoshi Kida
-
Patent number: 7944263Abstract: A timing generator reduces operation-dependent power consumption (AC component) and noises generated from a clock distribution circuit itself in distributing a clock, and further reduces a skew attributed to the clock distribution. A clock distribution circuit 20 for distributing the clock to timing generating sections 10-1 to 10-n has a clock main path 21 connected to a main path buffer 24 and a clock return path 26 connected to a return path buffer 27. A load capacity of the main path buffer 24 is equal to that of the return path buffer 27. Biases of the buffers are the same potential and are generated by a delay locked-loop circuit 30. A propagation delay time of the clock distribution circuit is controlled so as to be an integral multiple of a clock period.Type: GrantFiled: July 28, 2006Date of Patent: May 17, 2011Assignee: Advantest Corp.Inventor: Masakatsu Suda
-
Patent number: 7932765Abstract: Some embodiments provide real-time variable delays in a delay line. In some of these embodiments, the real-time variable delays may be enable without producing clock glitches. In an embodiment, delay cells in a delay line may be coupled together in a chain to form a lattice of inverters providing different paths of signal propagation. Each path may have a different number of inverters; each inverter adding a known processing time associated with the signal inversion process. In some embodiments, an input signal may be propagated in an inverted or non-inverted form to the inputs of multiple inverters in the lattice, including the inputs of inverters through which the input signal does not propagate. A desired delay time may be obtained in an embodiment by selecting a path containing a desired number and configuration of inverters. The path may be selected in an embodiment using switchably enabled inverters.Type: GrantFiled: August 5, 2009Date of Patent: April 26, 2011Assignee: Analog Devices, Inc.Inventors: Ronald A. Kapusta, Doris Lin
-
Publication number: 20110074480Abstract: An apparatus for the controlled delay of an input signal includes a signal input for receiving an input signal. The input signal is supplied to a delay line with a multiplicity of delay elements. Outputs of the delay elements allow respective differently delayed phase signals to be tapped off. Furthermore, a register line with a multiplicity of register elements is provided. The register elements are each associated with one of the delay elements. Each of the register elements has a reset input and a clock input. The reset inputs are coupled to the signal input. The outputs of the delay elements are each coupled to the clock input of the register element associated therewith.Type: ApplicationFiled: September 28, 2010Publication date: March 31, 2011Applicant: Infineon Technologies AGInventor: Werner Grollitsch
-
Publication number: 20110043264Abstract: The present invention relates to a double data rate interface and method for use between a processor and random access memory, comprising a delay line including means for creating a delay in a data strobe signal from the random access memory, the delay line being arranged such that the delay in the data strobe signal is equal to the sum of set-up time and data bus rise time. The interface of includes the delay line comprising the delay locked loop which in turn comprises a ring oscillator. The ring oscillator includes a buffer and a Vernier delay.Type: ApplicationFiled: October 29, 2010Publication date: February 24, 2011Applicant: NXP B.V.Inventor: William REDMAN-WHITE
-
Patent number: 7884751Abstract: A TDC circuit having a small scale circuit and high resolution is disclosed, which is a time-to-digital converter that detects a phase with respect to a reference clock of a signal to be measured, comprising a first delay line in which a plurality of first delay elements with a first delay amount is connected in series, a second delay line group that is connected to a plurality of connection nodes of the first delay line or an input node in the first stage and in which at least one or more second delay elements with a second delay amount different from the first delay amount are connected in series, a plurality of judgment circuits that judge whether the changing edge of the signal to be measured is advanced or delayed with respect to the changing edges of a delayed clock output from the first delay element and the second delay element, and an operation circuit that calculates a phase with respect to the reference clock of the changing edge of the signal to be measured from the judgment results, wherein a difType: GrantFiled: March 6, 2009Date of Patent: February 8, 2011Assignee: Semiconductor Technology Academic Research CenterInventors: Kazuya Shimizu, Masato Kaneta, Haruo Kobayashi, Tatsuji Matsuura, Katsuyoshi Yagi, Akira Abe, Koichiro Mashiko
-
Patent number: 7830999Abstract: An apparatus for generating a clock signal of a semiconductor memory includes a first shifting unit that outputs first shifting signals using at least one periodic signal, a control signal generating unit that outputs multiplexing control signals using an inverted clock signal, a second shifting unit that outputs second shifting signals using at least one of the periodic signals, a correcting unit that outputs correction signals having an intermediate phase between the phase of the first shifting signals and the phase of the second shifting signals on the basis of a bias signal applied thereto, a combination unit that combines the first shifting signals and the correction signals to output combined signals, a multiplexing unit that selectively outputs the combined signals on the basis of multiplexing control signals, and a driving unit that drives the clock signal and the inverted clock signal based on the output of the multiplexing unit.Type: GrantFiled: December 29, 2006Date of Patent: November 9, 2010Inventor: Young-Do Hur
-
Patent number: 7825713Abstract: An absolute time delay generating device includes a PVT (process-voltage-temperature) detection device and a delay-timing generator. The PVT detection device includes at least a delay module and a signal phase/frequency control module. The delay module includes a control unit and a reference unit. The control unit differs from the reference unit in sensitivity of delay property to PVT. The delay module compares phase or frequency differences generated when origin signals pass through the control unit and reference unit respectively, and produce delay parameters of the delay module. The signal phase/frequency control module receives and compares the delay parameters to determine an ambient PVT condition for the absolute time delay generating device, so as to control and correct the delay-timing generator and thereby generate accurate absolute time delay. Under various PVT influences, the absolute time delay generating device is capable of generating accurate, absolute time signals.Type: GrantFiled: October 2, 2008Date of Patent: November 2, 2010Assignee: National Chiao Tung UniversityInventors: Chen-Yi Lee, Jui-Yuan Yu, Chien-Ying Yu, Juinn-Ting Chen
-
Publication number: 20100271100Abstract: A digital voltage regulator including a dual rail delay chain having large size, feed forward cross-coupled inverters that interconnect the two rails. Stages of the delay chain include a dual-ended output that provides a data signal and a substantially simultaneous data complement signal to a flip-flop component associated with a sampling circuit. In use, the enhanced resolution delay chain and the reduced metastability window flop-flop increase the precision of the digital voltage regulator.Type: ApplicationFiled: April 27, 2009Publication date: October 28, 2010Applicant: Sun Microsystems, Inc.Inventors: Hanh-Phuc Le, Robert P. Masleid, David Greenhill
-
Patent number: 7808418Abstract: Techniques for enabling a time-to-digital (TDC) to sample with sub-inverter delay resolution are disclosed. In an embodiment, the inputs to a differential D-Q flip-flop in the TDC are coupled to a single-ended signal and a delayed and inverted version of that signal to allow time interpolation of the signal. Further disclosed are techniques to balance the loads of a first delay line and a complementary delay line within the TDC.Type: GrantFiled: March 3, 2008Date of Patent: October 5, 2010Assignee: QUALCOMM IncorporatedInventors: Bo Sun, Zixiang Yang
-
Publication number: 20100194731Abstract: A driver includes a plurality of amplifier circuits which outputs a plurality of gradation voltages to a display portion according to a control signal, a control circuit which outputs the control signal, and a delay portion which sequentially supplies the control signal to amplifier circuits in a first amplifier circuit group, and which sequentially supplies a delayed control signal to amplifier circuits in a second amplifier circuit group other than the first amplifier circuit group, the delayed control signals obtained by delaying the control signal by a certain delay time.Type: ApplicationFiled: January 7, 2010Publication date: August 5, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Hitoshi Hiratsuka
-
Patent number: 7629825Abstract: Circuits, methods, and apparatus for delaying signals in a power and area efficient manner are provided. A gating element within a stage of a programmable delay element suppresses an operation of other stages of the delay element. A programmable delay has components with differing delays that may be combined to give flexibility in choices for delay increments while minimizing the area of the delay element. A delay element is shared between different signal paths, for example, to reduce the number of delay elements or to allow utilizing unused delay elements of other signal paths.Type: GrantFiled: October 13, 2006Date of Patent: December 8, 2009Assignee: Altera CorporationInventors: Ryan Fung, Vaughn Betz
-
Patent number: 7627790Abstract: An integrated circuit tester channel includes an integrated circuit (IC) for adding a programmably controlled amount of jitter to a digital test signal to produce a DUT input signal having a precisely controlled jitter pattern. The IC also measures periods between selected edges of the same or different ones of the DUT output signal, the DUT input signal, and a reference clock signal. Additionally, when the DUT input and output signals convey repetitive patterns, the IC can measure the voltage of the DUT input out output signal as selected points within the pattern by comparing it to an adjustable reference voltage. Processing circuits external to the IC program the IC to provide a specified amount of jitter to the test signal, control the measurements carried out by the measurement circuit, and process measurement data to determine the amount of jitter and other characteristics of the DUT output signal, and to calibrate the jitter in the DUT input signal.Type: GrantFiled: November 18, 2004Date of Patent: December 1, 2009Assignee: Credence Systems CorporationInventors: Arnold M. Frisch, Thomas Arthur Almy
-
Patent number: 7620857Abstract: Two delay chains having in each case n series-connected unidirectional delay elements are provided for controllably delaying electrical signals between a circuit input and at least one circuit output. Each delay element is an active circuit with a fixed transit time. The input of the first delay element of the first chain is connected to the circuit input and the output of each delay element of the first delay chain is selectively connectable to the input of the (n?i+1)th delay element of the second delay chain via a respectively associated switch of a first group of switches, wherein i=1 . . . n is the ordinal number of the delay elements of the first delay chain. The output of the last delay element of the second chain is connected as a circuit output.Type: GrantFiled: May 8, 2006Date of Patent: November 17, 2009Assignee: Infineon Technologies AGInventor: Rex Kho
-
Patent number: 7620133Abstract: A DPC (300) includes: a frequency source (310) for generating a clock signal; a delay line (320) for receiving the clock signal and generating phase-shifted clock signals at output taps; a digital control device (330) for generating a control signal; and a windowing and selection circuit for generating the output signal, that includes sequential logic devices (500, 510, 520) and a combining network. A method for use in a DPC includes: receiving (400) a control signal based on a desired output signal that identifies a first output tap on the delay line; based on the control signal, selecting (410) at least two output taps on the delay line for receiving at least two different phase-shifted clock signals; and generating (420) an output signal based on the control signal and the received phase-shifted clock signals that is substantially the desired output signal.Type: GrantFiled: November 8, 2004Date of Patent: November 17, 2009Assignee: Motorola, Inc.Inventors: Nicholas G. Cafaro, Thomas L. Gradishar, Robert E. Stengel
-
Publication number: 20090278579Abstract: A delay line calibration mechanism includes a delay line, a phase detector, and a controller. The delay line receives an input pulse, a calibration pulse, a first delay selection signal, and a second delay selection signal, delays the input pulse for a delay period according to the first delay selection signal to output a delayed pulse, and delays the calibration pulse for a calibration delay period according to the second delay selection signal to output a delayed calibration pulse. The controller is for generating the input pulse, the calibration pulse, and a reference pulse. The controller also generates the first delay selection signal, and generates the second delay selection signal according to a phase difference signal. The phase detector is for generating the phase difference signal indicating the difference between the delayed calibration pulse and the reference pulse by comparing the delayed calibration pulse and the reference pulse.Type: ApplicationFiled: May 8, 2009Publication date: November 12, 2009Inventors: Hong-Sing Kao, Meng-Ta Yang, Tse-Hsiang Hsu
-
Patent number: 7595673Abstract: A clock signal generator for generating clock signals to an integrated circuit. The clock signal generator comprises a delay-locked loop adapted to generate a plurality of mutually delayed clock phases based on a reference clock signal. The delay-locked loop is further adapted to select one of the plurality of clock phases as an output signal of the delay-locked loop in response to a first control signal, wherein said output signal is a first clock signal. The clock signal generator further comprises an inverter arranged to generate an inverse of the output signal and a multiplexer unit arranged to, in response to a clock-invert signal, forward either the output signal or the inverse of the output signal as a second clock signal.Type: GrantFiled: August 18, 2008Date of Patent: September 29, 2009Assignee: Zoran CorporationInventor: Jacob Wikner
-
Patent number: 7535274Abstract: A delay control circuit includes a first delay unit, a signal regulation unit, a selector and a second delay unit. The first delay unit is used for delaying an input signal and generates a delayed input signal. The signal regulation unit is coupled to the first delay unit and outputs a rising edge delay signal and a falling edge delay signal according to the input signal and the delayed input signal. The selector is coupled with the signal regulation unit and outputs one of rising edge delay signal and falling edge delay signal according to the control signal. The second delay unit is coupled to the selector for delaying the output of the selector and outputting an output signal.Type: GrantFiled: July 2, 2007Date of Patent: May 19, 2009Assignee: Sunplus Technology Co., Ltd.Inventors: Keng-Khai Ong, Yun-Yin Lien, Yew-San Lee
-
Patent number: 7535278Abstract: A clock manager circuit includes a number of clock output blocks, each providing an independent output. Counter controlled delay devices (CCDs) are used in these clock output blocks. To achieve full cycle delays, the CCDs are placed in parallel with outputs of the CCD outputs driving set and reset terminals of a common latch. The parallel connection of the CCDs, as opposed to a series connection, offers an increase in maximum frequency and possibly fewer needed CCDs than if the CCDs are placed in series. In one embodiment, at least one of the CCDs includes a counter/compare circuit with a frequency divider enabling the frequency of the CCD to be varied relative to the common input clock.Type: GrantFiled: March 13, 2007Date of Patent: May 19, 2009Assignee: Xilinx, Inc.Inventors: Robert M. Ondris, Raymond C. Pang, Kwansuhk Oh
-
Patent number: 7525363Abstract: A delay line comprises first and second delay arrays and a multiplexer. The first delay array receives a clock signal and a delay control signal, and delays the clock signal to output a first delay array clock signal according to the delay control signal. The second delay array receives a power control signal, the first delay array clock signal and the delay control signal. The second delay array is turned on or off according to the power control signal. If the second delay array is turned on, the second delay array delays the first delay array clock signal to output a second delay array clock signal according to the delay control signal. The multiplexer receives a selecting control signal, the first and second delay array clock signals, and outputs the first delay array clock signal or the second delay array clock according to the selecting control signal.Type: GrantFiled: August 6, 2007Date of Patent: April 28, 2009Assignee: Via Technologies, Inc.Inventors: Zhongding Liu, Jingran Qu
-
Patent number: 7504872Abstract: One embodiment of the present invention sets forth a set of three building block circuits for designing a flexible timing generator for an integrated circuit. The first and second building blocks include delay elements that may be customized and fine-tuned prior to fabrication. The third building block may be tuned prior to fabrication as well as after fabrication. The three building blocks may be incorporated into a modular architecture, enabling designers to easily generate well-characterized, flexible, generic timer circuits.Type: GrantFiled: August 13, 2007Date of Patent: March 17, 2009Assignee: NVIDIA CorporationInventors: Hwong-Kwo Lin, Ge Yang, Ethan A. Frazier, Charles Chew-Yuen Young
-
Patent number: 7501973Abstract: A time-to-digital converter includes a first delay line, a second delay line, comparators, and an encoder. The first delay line includes first resistors coupled in series and receives a first signal through a start node. The second delay line includes second resistors coupled in series and receives a second signal through a node corresponding to an end node of the first delay line. The comparators compare first voltages of nodes on the first delay line with second voltages of corresponding nodes on the second delay line. The encoder generates a digital code based on outputs of the comparators. Therefore, the time-to-digital converter may decrease a chip size thereof and lower power consumption, and the time-to-digital converter may increase a range of a maximum delay time between two signals.Type: GrantFiled: November 15, 2007Date of Patent: March 10, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyoung-Chul Choi, Seong-Hwan Cho, Soh-Myung Ha
-
Publication number: 20090033396Abstract: A setup/hold time control circuit includes a reference signal output unit that sets any one of multiple ports as a reference port and buffers a signal input through the reference port to output as a reference signal. The setup/hold time control circuit also includes a plurality of comparative signal output units that set the remaining ports as comparative ports. The comparative signal output unit synchronizes signals that are input from the comparative ports with the reference signal and outputs the signals as internal signals. The setup/hold time control circuit improves high speed operation of a semiconductor memory device by improving upon the setup/hold time difference between multiple ports.Type: ApplicationFiled: December 24, 2007Publication date: February 5, 2009Inventor: Joo Hwan CHO
-
Patent number: 7446585Abstract: A programmable delay circuit including a first inverter, a second inverter, a variable resistance unit, and a variable capacitance unit is provided. The first inverter receives a positive-phase received signal, and transmits an anti-phase output signal through an anti-phase output signal line. The second inverter receives an anti-phase received signal, and transmits a positive-phase output signal through a positive-phase output signal line. The variable resistance unit regulates an equivalent resistance between the anti-phase output signal line and the positive-phase output signal line according to M bits in a delay-controlled code. The variable capacitance unit regulates an equivalent capacitance between the anti-phase output signal line and the positive-phase output signal line according to N bits in the delay-controlled code.Type: GrantFiled: April 23, 2007Date of Patent: November 4, 2008Assignee: Industrial Technology Research InstituteInventors: Hong-Yi Huang, Shiun-Dian Jan, Yuan-Hua Chu
-
Patent number: 7446587Abstract: The invention provides a semiconductor device which can suppress a variation of clock signals. According to the invention, a single clock signal is divided into a plurality of clock signals and supplied to each of a plurality of circuits in a semiconductor device. Propagation delay time of each of the clock signals is not completely fixed in a design phase, but a circuit (variable delay circuit) which can appropriately change propagation delay time of a clock signal even after forming the semiconductor device is provided. By using the variable delay circuit, a variation in the propagation delay time is compensated so that a circuit provided in a subsequent stage of the variable delay circuit can operate normally on a desired condition. In specific, a phase of each clock signal is controlled.Type: GrantFiled: July 28, 2004Date of Patent: November 4, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Kiyoshi Kato
-
Publication number: 20080252790Abstract: A delay circuit is disclosed. A switched-capacitor group includes a plurality of switched-capacitor units, each of which have a switching element and a capacitive element charged/discharged by turning on/off the switching element. The switched-capacitor units are connected such that the input signal is input in common to all of the switched-capacitor units and the capacitive elements are charged as well such that the capacitive elements are discharged to allow the output signal to be output from the switched-capacitor units. A switching control unit performs on/off control of the switching elements to cause the capacitive elements to be charged in sequence based on the input signal, causing the capacitive element charged last time to be discharged to allow the output signal to be output in sequence from the switched-capacitor units, and performs control of all of the switching elements to be turned off upon on/off switching of the switching elements.Type: ApplicationFiled: September 7, 2006Publication date: October 16, 2008Applicant: SANYO ELECTRIC CO., LTD.Inventor: Shunsuke Serizawa
-
Publication number: 20080252352Abstract: The present invention discloses an embedded dynamic random access memory (eDRAM) comprising a clock signal, at least one delay-locked loop (DLL) circuit coupled to the clock signal and configured to generate a plurality of control signals each having a predetermined delay from the clock signal, and at least one DRAM array coupled to the plurality of control signals, wherein the DRAM array operates in a plurality of steps controlled by the plurality of control signals.Type: ApplicationFiled: April 14, 2007Publication date: October 16, 2008Inventor: Kuoyuan Hsu
-
Patent number: 7432753Abstract: A delay circuit comprises: N-stage circuits having a first circuit to an N-th circuit connected in cascade, the input signal being input to the first circuit and a transmission signal delayed by a (k-1)-stage (where 2?k?N) circuit is input to a k-th circuit for sequential transmission; a common delay circuit for delaying the transmission signal of each stage commonly; and path control means for controlling a path of an i-th (1?i?N) circuit so that during a predetermined period from an edge timing of a signal input to the i-th circuit to an edge timing of the transmission signal delayed by the common delay circuit through the i-th circuit, the common delay circuit is connected to a signal path, and during the other period, the common delay circuit is disconnected from the signal path, wherein the delayed signal passing through the common delay circuit N times is generated.Type: GrantFiled: October 18, 2007Date of Patent: October 7, 2008Assignee: Elpida Memory Inc.Inventor: Tadashi Onodera
-
Patent number: 7427940Abstract: A time-to-digital converter (TDC), a system-on-chip including a TDC, a method of phase detection for use in synthesizing a clock signal and a non-linearity corrector for a TDC. In one embodiment, the TDC includes a chain of delay elements configured to receive a clock signal and generate delayed clock signals. Each one of the delay elements includes: (1) a non-inverting buffer configured to delay the clock signal by about twice a delay of an inverter to provide a buffer-delayed clock signal and (2) a first transmission gate coupled to the non-inverting buffer and configured to delay the clock signal by about the delay of an inverter to provide a first gate-delayed clock signal.Type: GrantFiled: March 23, 2007Date of Patent: September 23, 2008Assignee: Texas Instruments IncorporatedInventors: Robert Bogdan Staszewski, Dirk Leipold, Wei Chen
-
Patent number: 7411437Abstract: Generally, the embodiments presented are directed to circuits and methods for triggering an event at a fraction of a clock cycle. A triggering circuit can comprise two or more input circuits that output an event signal. The event signal is received by one of two or more delay circuits that trigger the event signal at a predetermined phase of the clock cycle by moving the event signal from a first clock domain to another clock domain. By triggering the event at a phase division, the triggering circuit outputs signals at a rate faster than the clock cycle.Type: GrantFiled: December 2, 2005Date of Patent: August 12, 2008Assignee: Agilent Technologies, Inc.Inventors: Dietrich Werner Vook, Vamsi Krishna Srikantam, Andrew Fernandez
-
Patent number: 7403056Abstract: The present invention provides a delay apparatus for delaying an input signal by a predetermined delay amount, including: a plurality of delay units for respectively delaying the input signal by the predetermined delay amount, each delay unit having a plurality of delay cells for respectively delaying the input signal by a certain delay period; and a sub decoding unit for generating a plurality of sub control signals to each of the delay units according to a first control signal and a selecting signal, wherein only delay cell of all the delay units is outputted at a time according to the sub controls signals.Type: GrantFiled: November 22, 2006Date of Patent: July 22, 2008Assignee: Via Technologies, Inc.Inventors: Jingran Qu, Zhongding Liu, Chun-Fu Lin
-
Patent number: 7394301Abstract: According to at least one embodiment, a system comprises means for performing an operation utilizing a clock signal. The system further comprises means for supplying a variable operating voltage to the performing means, and means for dynamically varying the frequency of the clock signal responsive to observed changes in the variable operating voltage.Type: GrantFiled: June 17, 2005Date of Patent: July 1, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Eric S. Fetzer, Samuel D. Naffziger, Benjamin J. Patella
-
Patent number: 7373571Abstract: A programmable delay circuit is provided in either data input path or a clock input path of a sequential element contained in a scan chain of an integrated circuit. The scan chain is used to test the integrated circuit using a sequential scan technique (e.g., Automatic test pattern generation (ATPG)). Due to the programmability of delay magnitude, the burden on a designer to achieve synchronization of the data input with the clock signal while testing, is reduced.Type: GrantFiled: May 20, 2005Date of Patent: May 13, 2008Assignee: Texas Instruments IncorporatedInventors: Yatin R Acharya, Anand Bhat
-
Patent number: 7332950Abstract: A memory device, delay lock loop circuit (DLL) and DLL reset circuitry are described. The DLL includes a shift register and a measured delay for pre-loading the shift register. The reset circuitry selectively filters a clock signal propagation through the measured delay during a reset operation.Type: GrantFiled: June 14, 2005Date of Patent: February 19, 2008Assignee: Micron Technology, Inc.Inventor: Greg A. Blodgett
-
Patent number: 7333527Abstract: The clock signal is the dominant source of electromagnetic interference (EMI) for many digital electronic devices. EMI generated by these electronic devices must be suppressed to avoid interference with other electronic devices and to satisfy FCC regulations. The present invention seeks to reduce EMI emissions by phase-modulating the clock signal using tunable delay lines. Phase modulation causes a spreading of the energy spectrum of the clock signal thereby reducing EMI emissions. In addition, the present invention is capable of generating a wide energy spectrum in a short time interval. Furthermore, the present invention can be similarly applied to other signals which exhibit a periodic or timing nature due to a correlation with the clock signal.Type: GrantFiled: November 27, 2002Date of Patent: February 19, 2008Assignee: Sun Microsystems, Inc.Inventors: Mark R. Greenstreet, Robert J. Bosnyak, Stuart A. Ridgway
-
Patent number: 7315219Abstract: A multiphase voltage controlled oscillator includes at least one ring oscillating unit and a resistor ring; the ring oscillating unit is formed by connecting a plurality of phase-delay elements in cascade and the resistor ring is formed by connecting a plurality of resistor elements in cascade; wherein the connecting nodes of each ring oscillating unit are electrically connected to the connecting nodes of the resistor ring such that the ring oscillating unit can generate a plurality of oscillating signals with uniform phase differences.Type: GrantFiled: September 7, 2005Date of Patent: January 1, 2008Assignee: Realtek Semiconductor Corp.Inventor: Ming Cheng Chiang
-
Patent number: 7307483Abstract: Disclosed are multiphase oscillators comprising a plurality of delay stages serially coupled in a loop by a plurality of nodes, with the loop being folded to provide two concentric rings of delay stages with equal numbers of allocated nodes. A second plurality of negative-resistance elements are provided, each element having a first output coupled to a node on the first concentric ring and a second output coupled to a node on the second concentric ring. Each such output switches between first and second voltage levels, and provides a negative resistance to a signal coupled to it during at least a portion of the transition between voltage levels. The outputs of an element switch to opposite voltage levels. With this construction, a high-voltage pulse propagates around the loop of delay stages, with a low-voltage pulse propagating behind it. Also disclosed are circuits to control the direction of pulse propagation.Type: GrantFiled: February 3, 2006Date of Patent: December 11, 2007Assignee: Fujitsu LimitedInventors: Nestor Tzartzanis, William W. Walker
-
Patent number: 7292086Abstract: A delay circuit comprises: N-stage circuits having a first circit to a N-th circuit connected in cascade, the input signal being input to the first circuit and a transmission signal delayed by a (k-1)-stage (where 2?k?N) circuit is input to a k-th circuit for sequential transmission; a common delay circuit for delaying the transmission signal of each stage commonly; and path control means for controlling a path of an i-th (1?i?N) circuit so that during a predetermined period from an edge timing of a signal input to the i-th circuit to an edge timing of the transmission signal delayed by the common delay circuit through the i-th circuit, the common delay circuit is connected to a signal path, and during the other period, the common delay circuit is disconnected from the signal path, wherein the delayed signal passing through the common delay circuit N times is generated.Type: GrantFiled: December 28, 2005Date of Patent: November 6, 2007Assignee: Elpida Memory Inc.Inventor: Tadashi Onodera
-
Patent number: 7268605Abstract: A technique for operating a delay circuit is disclosed. In one particular exemplary embodiment, the technique may be realized by a delay circuit comprising a plurality of data paths. The delay circuit may receive a signal. The delay circuit may also stagger transmissions of the signal through the plurality of data paths. The delay circuit may additionally generate a plurality of signals based on the staggered transmissions. Each of the plurality of data paths in the delay circuit may comprise at least one of an inverter, a logic gate, a flip-flop, a latch, a register, or a resistor-capacitor (RC) delay element.Type: GrantFiled: June 14, 2004Date of Patent: September 11, 2007Assignee: Rambus, Inc.Inventors: Wayne Fang, Wayne S. Richardson, Anthony Wong
-
Patent number: 7263117Abstract: A delay line including analog delay elements each having a selectively adjusted coarse and fine delay portion is described. The coarse delay portion receives an input clock signal and generates a ramp signal having a slope based on a predetermined coarse delay setting. The fine delay portion generates a threshold voltage based on a predetermined fine delay setting. A comparator compares the coarse delay ramp signal voltage with the fine delay threshold voltage and generates an output clock signal when the ramp signal voltage surpasses the fine delay threshold voltage. The coarse delay is linearly adjustable based on a 32-bit binary input signal and the fine delay is binary-weight adjusted based on a 5-bit binary input signal. Both the coarse and fine delay portions are controlled by delay line control circuitry which compares a feedback version of the output clock signal with the input clock signal and provides control signals to increment or decrement coarse and fine delay in the delay line.Type: GrantFiled: April 9, 2003Date of Patent: August 28, 2007Assignee: Mosaid Technologies IncorporatedInventors: Ki-Jun Lee, Gurpreet Bhullar
-
Patent number: 7248125Abstract: An even number phase ring oscillator having at least eight, equally spaced phases. The oscillator includes at least eight stages, defining at least four pairs of stages, with each pair including a first stage and an associated second stage. The first stages are arranged such that an output of a first stage defines a primary input of another first stage, with the output of the first stage of the last pair defining the primary input of the second stage of the first pair. The second stages are arranged such that an output of a second stage defines a primary input of an another second stage, with the output of the second stage of the last pair crossing over the output of the first stage of the last pair and defining a primary input of the first stage of the first pair, thereby defining a closed loop.Type: GrantFiled: January 13, 2005Date of Patent: July 24, 2007Assignee: Advanced Micro Devices, Inc.Inventor: Gerald Robert Talbot
-
Patent number: 7240263Abstract: An apparatus for performing stuck fault testings within an integrated circuit is disclosed. A delay chain structure includes a first select register, a second select register, a decoder and a chain of multiplexors. With a set of select signals, the first select register generates a set of true encoded select signals, and the second select register generates a set of complement encoded select signals. Coupled to the first and second select registers, the decoder decodes the set of true encoded select signals and the set of complement encoded signals for controlling the chain of multiplexors. Each multiplexor within the chain of multiplexors is connected to one of the outputs of the decoder. The chain of multiplexors generates a single output value based on the set of select signals.Type: GrantFiled: February 21, 2005Date of Patent: July 3, 2007Assignee: International Business Machines CorporationInventors: John Stanley Bialas, Jr., Ralph D. Kilmoyer
-
Patent number: 7199631Abstract: The invention concerns a circuit (1) for storing a binary code (B1, B2, Bi-1, Bi, Bn-1, Bn) in an integrated circuit chip, comprising an input terminal (2) applying a signal (E) triggering reading of the code, output terminals (31, 32, 3i-1, 3i, 3n-1, 3n) for delivering said binary code, first electrical paths (P1, P2, Pi, Pn) individually connecting said input terminal to each output terminal, each path inputting a fixed delay in the manufacture of the integrated circuit, and means (4, 51, 52, 5i, 5n) simultaneously integrating the binary states present in output of the electrical paths.Type: GrantFiled: April 4, 2002Date of Patent: April 3, 2007Assignee: STMicroelectronics S.A.Inventors: Michel Bardouillet, Luc Wuidart
-
Patent number: 7196564Abstract: A phase interpolation system includes an input stage that provides first and second modulated input signals having selected first and second relative phase angles. A weighting system is configured to steer a first portion of the first modulated input signal to an output and a second portion of the first modulated input signal to an internal balancing node. The weighting system also is configured to steer a first portion of the second modulated input signal to the output and a second portion of the second modulated input signal to the balancing node. The first portion of the first and second modulated input signals are summed at the output to provide an interpolated output signal having a phase angle that is between the first and second phase angles.Type: GrantFiled: July 22, 2005Date of Patent: March 27, 2007Assignee: Texas Instruments IncorporatedInventors: Narasimhan Trichy Rajagopal, Bradley A. Kramer
-
Patent number: 7132868Abstract: As devices are often different in the characteristics from one another, semiconductor chips based on the devices have discrepancies in the performance. A semiconductor device having a semiconductor switching element and a drive controlling means (1) for generating from input signals (A) and (B) drive signals (a) and (b) to control the action of the semiconductor switching element is provided comprising a characteristic compensating means (2) for generating from a characteristic compensation input signal a compensation signal to eliminate variations in the transmission delay time of the drive controlling means (1).Type: GrantFiled: May 7, 2002Date of Patent: November 7, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Hiroshi Sakata, Toru Araki
-
Patent number: 7123071Abstract: In order to generate an output signal delayed compared to an input signal and with a defined mark-to-space ratio, it is useful to produce at least first and second intermediate signals delayed differently with respect to the input signal and to combine them to form the output signal so that a rising (or negative) edge of the first intermediate signal determines a rising edge of the output signal, and a rising (or negative) edge of the second intermediate signal determines a falling edge of the output signal. In particular a plurality of successive versions of an input timing signal delayed by an equal amount can be generated with a mark-to-space ratio of 50%.Type: GrantFiled: January 13, 2004Date of Patent: October 17, 2006Assignee: Infineon Technologies AGInventor: Frank Wiedmann
-
Patent number: 7109773Abstract: A blender circuit configured to receive a first signal having a first signal phase and a second signal having a second signal phase. The first and second signals have a similar frequency and the first and second signal phases are separated by a time delay. The blender circuit includes a first, second and third circuits. The first circuit is configured to receive the first signal and to generate a plurality of first intermediate signals that are independent of the time delay between the first and second signals. The second circuit is configured to receive the second signal and to generate a plurality of second intermediate signals that are independent of the time delay between the first and second signals. The third circuit is configured to receive the first plurality and second plurality of intermediate signals and to generate plurality of out signals. Each of the plurality of out signals have different signal phases that are spaced in time relative to each other.Type: GrantFiled: October 4, 2004Date of Patent: September 19, 2006Assignee: Infineon Technologies AGInventor: Alessandro Minzoni