Single Clock Output With Single Clock Input Or Data Input Patents (Class 327/299)
-
Patent number: 8525567Abstract: Provided is a pipeline circuit capable of flexibly controlling clock frequencies regardless of whether a pipeline operation by a flow control is stopped or not, without significantly increasing a processing latency even if a clock frequency is decreased, and in response to performance requests for a processing throughput. Among P clocks (P is a positive integer), the phases of which are delayed in the order from a first clock to a P-th clock, for example, among six clocks of P0 to P5, two successive clocks, the phases of which are delayed from each other by a predetermined phase, are allocated to a plurality of stages, for example, five-stage pipeline buffers 32a to 32e, in the order from a previous stage to a subsequent stage, and also are allocated so that one clock signal having an identical phase is shared between two adjacent pipeline buffers.Type: GrantFiled: April 28, 2010Date of Patent: September 3, 2013Assignee: NEC CorporationInventor: Atsufumi Shibayama
-
Publication number: 20130222034Abstract: A circuit adapted to generate a high speed shaped pulse comprising an input adapted to receive a data signal and a control signal. A plurality of logic elements are configures to receive the data signal and the control signal and generate a plurality of output signals representative of the shaped pulse. A digital to analog converter is adapted to receive the plurality of output signals and generate a shaped pulse.Type: ApplicationFiled: July 21, 2011Publication date: August 29, 2013Inventor: Matthias Frei
-
Patent number: 8519768Abstract: A circuit comprises a clock tree for distributing a clock signal. A first counter is arranged at a first point in the clock tree. Upon detecting a triggering edge in the clock signal, the first counter sets a first current count equal to a first delayed count. After a first delay, the first counter sets the first delayed count equal to the first current count plus an increment. A second counter is arranged at a second point in the clock tree. Upon detecting a triggering edge in the clock signal, the second counter sets a second current count equal to a second delayed count. After a second delay, the second counter sets the second delayed count equal to the second current count plus the increment. A comparator compares the first current count and the second current count. The first point and the second point are not the same, or the second delay is longer than the first delay.Type: GrantFiled: March 31, 2009Date of Patent: August 27, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Markus Baumeister, Joachim Kruecken, Rolf Schlagenhaft
-
Patent number: 8514003Abstract: A clock signal generation circuit includes a clock delay control signal generation unit configured to divide a clock signal to generate a divided clock signal, generate a plurality of periodic signals which have different periods with each other during a half period of the divided clock signal, and output clock delay control signals from the plurality of periodic signals, and a doubler clock generation unit configured to delay the clock signal in response to the clock delay control signals to generate a delayed clock signal, and generate an output clock signal by mixing phases of the clock signal and the delayed clock signal.Type: GrantFiled: July 8, 2011Date of Patent: August 20, 2013Assignee: SK Hynix Inc.Inventor: Nam Pyo Hong
-
Patent number: 8514005Abstract: A circuit for generating multiphase clock signals and corresponding indication signals is provided. The circuit includes a multiphase clock generation circuit, a DLL circuit, a timing circuit, and a phase comparison circuit. The multiphase clock generation circuit receives an external clock to provide a plurality of first clock signals, phases of which differ from one another. The DLL circuit receives the external clock signal to provide a second clock signal. The timing circuit receives the second clock signal and a comparison signal to provide a plurality of indication signals. Each of the plurality of indication signals has rising edges which lead the rising edges of a corresponding one of the first clock signals. The phase comparison provides the comparison signal if a delayed phase of the corresponding one of the indication signals is within a phase of one of the first clock signals.Type: GrantFiled: April 20, 2012Date of Patent: August 20, 2013Assignee: Elite Semiconductor Memory Technology, Inc.Inventors: Ming-Chien Huang, Chien-Yi Chang
-
Patent number: 8514004Abstract: A clock management unit includes a delay unit; and an output unit, wherein the delay unit receives a clock signal and a reset signal for resetting an external circuit, and supplies a delayed reset signal to the output unit, wherein the output unit supplies to the external circuit an external clock signal obtained by processing the clock signal and the delayed reset signal, and wherein the external clock signal does not experience any edge transitions during at least two periods of the clock signal after the reset signal transitions to an active state for resetting the external circuit.Type: GrantFiled: September 9, 2011Date of Patent: August 20, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Weicong Hu
-
Patent number: 8508278Abstract: A phase recombination circuit includes a first phase input and a first one-shot pulse generator adapted to receive the first phase input and produce a first signal to pull a signal to a first state. The phase recombination circuit also includes a second phase input in phase relationship with the first phase input, and a second one-shot pulse generator adapted to receive the second phase input and produce a second signal to pull a signal to a second state.Type: GrantFiled: May 2, 2011Date of Patent: August 13, 2013Assignee: Micron Technology, Inc.Inventors: Michael V. Ho, Tyler J. Gomm, Scott E. Smith
-
Publication number: 20130187698Abstract: There is provided a high frequency switching circuit reducing power consumption at the time of signal reception and signal transmission. The high frequency switching circuit includes a pulse generation unit generating a clock selecting pulse signal having a predetermined active period; a clock selection unit selecting a reference clock signal when the clock selecting pulse signal is in an active state and selecting a low-speed clock signal having a frequency lower than that of the reference clock signal when the clock selecting pulse signal is not in an active state; a voltage down unit accumulating negative charges in a capacitor to generate predetermined negative voltage; and a switching unit including at least one switch holding a turned-off state by being applied with the predetermined negative voltage.Type: ApplicationFiled: January 20, 2012Publication date: July 25, 2013Inventor: Eiichiro OTOBE
-
Publication number: 20130181760Abstract: A fully on-chip clock generator on an integrated circuit (“IC”) includes a frequency detector for receiving a reference current and providing a first voltage; an error integrator for receiving the first voltage from the frequency detector, comparing it with a reference voltage, and providing a control voltage; a voltage controlled oscillator (“VCO”) for receiving the control voltage from the error integrator, and providing an output clock; and a logic controller on the IC, coupled between the VCO and the frequency detector, and generating logic control signals for controlling the frequency detector. The fully on-chip clock generator requires no external crystal, but its power consumption is significantly lower than a relaxation oscillator that generates the same clock frequency.Type: ApplicationFiled: January 13, 2012Publication date: July 18, 2013Applicant: ANALOG DEVICES, INC.Inventor: Yijing LIN
-
Patent number: 8487682Abstract: A clock generator includes a first latch configured to output a first intermediate clock phase signal based on a first clock signal and a second intermediate clock phase signal. A first phase interpolation circuit has a first input coupled to a first input of the first latch and a second input coupled to a first output of the first latch. The first phase interpolation circuit is configured to output a first clock phase signal based on the first and second intermediate clock phase signals.Type: GrantFiled: August 11, 2011Date of Patent: July 16, 2013Assignee: Initio CorporationInventors: Zhenchang Du, Haiming Tang, Wei Wang
-
Patent number: 8487684Abstract: A method buffers clock skew by using a logical effort, and is applicable to a clock tree that stays in a strong-inversion region, a moderate-inversion region, or a weak-inversion region. The method includes establishing in the clock tree a temperature sensor and a tunable-width buffer, and establishing width and temperature comparative lists according to a logical effort equation, for the tunable-width buffer to be individually applied to the strong-inversion region, the moderate-inversion region, and the weak-inversion region; selecting one from the width and temperature comparative lists that corresponds to one of the inversion regions in which the clock tree stays, enabling the temperature sensor to sense a temperature, and searching the selected width and temperature comparative list for a width that corresponds to the temperature sensed by the temperature sensor; and enabling the tunable-width buffer to perform a width modulation process according to the searched width.Type: GrantFiled: June 8, 2011Date of Patent: July 16, 2013Assignee: National Chiao Tung UniversityInventors: Chung-Ying Hsieh, Ming-Hung Chang, Wei Hwang
-
Publication number: 20130162295Abstract: A clock generator includes a counter unit receiving a reference clock signal to generate a timing signal, a selector receiving the timing signal to output a clock enable based on bit string data stored in a storage unit and a clock gate cell receiving the reference clock signal based on the clock, thinning some pulses out from the reference clock signal based on the clock enable so that a clock signal is maskable, and outputting an inter intermittent clock signal.Type: ApplicationFiled: February 21, 2013Publication date: June 27, 2013Applicant: Renesas Electronics CorporationInventor: Renesas Electronics Corporation
-
Patent number: 8471619Abstract: A circuit comprises a frequency divider coupled to receive an oscillating signal generated by an oscillator and a division ratio and configured to divide the oscillating signal by the division ratio into a clock signal; a temperature compensation circuit configured to measure a temperature of the oscillator and generate a division ratio to be provided to the frequency divider and a first value on the basis of the measured temperature; and a control system configured to control connection between a calibration element and the oscillator based on the first value and the oscillating signal of the oscillator.Type: GrantFiled: July 23, 2012Date of Patent: June 25, 2013Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventor: Henry Ge
-
Patent number: 8461895Abstract: Methods and apparatus to provide per die temperature programming for thermally efficient integrated circuit (IC) operation are described. In some embodiments, the junction temperature of an IC component is determined, e.g., to reduce power consumption and/or improve performance. Other embodiments are also described.Type: GrantFiled: October 25, 2011Date of Patent: June 11, 2013Assignee: Intel CorporationInventors: Tawfik Arabi, Ali Muhtaroglu
-
Publication number: 20130127550Abstract: A system including a plurality of amplifiers configured to generate a clock signal having a frequency. The clock signal is input to a processor. The amplifiers are connected in series. An output of a last one of the amplifiers is fed back to an input of a first one of the amplifiers. Each of the amplifiers has a transconductance. A frequency adjustment module is configured to adjust, based on an activity level of the processor, the frequency of the clock signal by adjusting the transconductance of the amplifiers.Type: ApplicationFiled: November 20, 2012Publication date: May 23, 2013Applicant: Marvell World Trade Ltd.Inventor: Marvell World Trade Ltd.
-
Publication number: 20130127511Abstract: The present specification provides a method, apparatus and system for sensing a signal with automatic adjustments for changing signal levels. A novel fractional peak discriminator circuit is provided which can be incorporated into a system for measuring periodic signals from moving elements. The circuit can be used regardless of whether the periodic signals are detected using optics, magnetic detector or other methods.Type: ApplicationFiled: November 17, 2010Publication date: May 23, 2013Applicant: COGNITIVE VISION INC.Inventors: Derek H. Geer, Timothy John Smelter, John Gordon Thomas
-
Patent number: 8441296Abstract: A timing generator that outputs a timing signal obtained by delaying an input signal, comprising first and second period delay sections that each output a rate signal obtained by delaying the input signal by a delay amount corresponding to an integer multiple of a period of an operation clock supplied thereto; a first high-accuracy delay section that outputs the timing signal obtained by delaying a signal input thereto by a delay amount that is less than the period of the operation clock; and a mode switching section that switches between a low-speed mode, in which the rate signal output by the first period delay section is input to the first high-accuracy delay section, and a high-speed mode, in which a signal obtained by interleaving the rate signals output by the first period delay section and the second period delay section is input to the first high-accuracy delay section.Type: GrantFiled: October 6, 2011Date of Patent: May 14, 2013Assignee: Advantest CorporationInventor: Masakatsu Suda
-
Patent number: 8441429Abstract: A PLL as a clock generation circuit that generates a PWM clock based on a reference clock, which PWM clock is used for controlling, in a pulse width modulation method, a lamp on time and a lamp off time of a light source illuminating a liquid crystal panel by synchronizing with a video signal that performs display in a set period on the liquid crystal panel, includes a configuration that generates a PWM clock that can maintain a fixed ratio of the lamp on time to the lamp off time within one period even if the set period is changed, by changing a pulse interval of the reference clock in conjunction with the change in the set period.Type: GrantFiled: July 23, 2009Date of Patent: May 14, 2013Assignee: Sharp Kabushiki KaishaInventors: Yuji Tanaka, Takayuki Murai
-
Publication number: 20130099833Abstract: An integrated circuit chip includes: an internal circuit; a data output circuit configured to output a data packet of the internal circuit in response to a strobe signal; an oscillator configured to generate a first clock signal; a divider configured to divide the first clock signal and generate a second clock signal; and a strobe signal supply unit configured to supply the second clock signal as the strobe signal during an initial period of transmission of the data packet and supply the first clock signal as the strobe signal after the initial period.Type: ApplicationFiled: September 11, 2012Publication date: April 25, 2013Inventor: Seung-Min OH
-
Patent number: 8415988Abstract: A circuit that produces a clocking signal for a low to medium capacitance input of a device includes a drive gate connected to a common-base bi-polar driver circuit. The output of the drive gate is connected to an emitter of an NPN bi-polar transistor through one coupling capacitor and to an emitter of a PNP bi-polar transistor through another coupling capacitor. The transistors are connected in a common-base configuration with the collectors of the transistors connected together. One voltage is connected to the base of the PNP transistor. Another voltage is connected to the base of the NPN transistor. A diode is connected in parallel with the base-emitter of the PNP transistor. Another diode is connected in parallel with the base-emitter of the NPN transistor. A damping resistor is connected between the collectors of the transistors and the low to medium capacitance clock input of the device.Type: GrantFiled: March 9, 2011Date of Patent: April 9, 2013Assignee: Truesense Imaging, Inc.Inventor: Gregory O. Moberg
-
Patent number: 8405436Abstract: A multi-phase clock generator including a first delay locked loop, a reference signal generator and a second delay locked loop is provided. The first delay locked loop generates 2N phase clock signals according to an input clock signal, so as to equally divide a clock period of the input clock signal into 2N predetermined phases, where N is a positive integer. The reference signal generator selects two phase clock signals according to a digital signal, and adjusts an output ratio of the two phase clock signals in 2M clock periods to serve as a reference clock signal. The second delay locked loop delays a first phase clock signal according to a phase difference between the reference clock signal and an output clock signal. In this way, each predetermined phase is further equally divided into 2M sub-phases, so that the multi-phase clock generator has 2(N+M) phase selections.Type: GrantFiled: July 19, 2011Date of Patent: March 26, 2013Assignee: Himax Technologies LimitedInventors: Chan-Fei Lin, Shih-Chun Lin
-
Patent number: 8395429Abstract: A frequency synthesizer using a PLL has a simple structure and excellent spurious characteristics. A reference frequency signal inputted into a phase comparison unit is generated based on a clock when a zero cross point of a sawtooth wave composed of a digital signal is detected. However, in this case, since the digital values are skipped values, the digital value does not always become zero when its positive/negative sign is inverted. Hence, where the clock signals reading the digital value immediately before and the digital value immediately after the zero cross time when the positive/negative sign is inverted in a region where the digital value gradually changes are P1 and P2 respectively and the clock signal at a timing next to the clock signal P2 is P3, P1 and P3 are used at a ratio corresponding to the ratio between the digital values read by P1 and P2.Type: GrantFiled: March 29, 2012Date of Patent: March 12, 2013Assignee: Nihon Dempa Kogyo Co., Ltd.Inventors: Kazuo Akaike, Tsukasa Kobata
-
Patent number: 8390357Abstract: A fixed dead time PFC controller, comprising: an amplitude normalization circuit, used to generate a normalized signal according to a full-wave rectified input voltage; a comparator circuit, used to compare the normalized signal with a threshold voltage to generate a select signal, wherein the select signal exhibits a first state when the normalized signal is higher than the threshold voltage, and a second state when the normalized signal is lower than the threshold voltage; and a driving signal selection circuit, having a first input end coupled to a first driving signal, a second input end coupled to a second driving signal, a control end coupled to the select signal, and an output end for outputting a gate driving signal.Type: GrantFiled: May 27, 2011Date of Patent: March 5, 2013Assignee: Immense Advance Technology Corp.Inventors: Chia-Chieh Hung, Yen-Hui Wang
-
Publication number: 20130038371Abstract: An electronic system is configured for scan testing, with a clock distribution network going to a plurality of blocks of the system, and a test capture clock being generated locally at each block. Capture clock pulses may optionally be generated at different times for different blocks, and may optionally be suppressed for some blocks.Type: ApplicationFiled: August 8, 2011Publication date: February 14, 2013Applicant: Texas Instruments IncorporatedInventor: Denzil Savio Fernandes
-
Publication number: 20130021080Abstract: Some embodiments include apparatus and methods having a clock path with a combination of current-mode logic (CML) based and complementary metal-oxide semiconductor (CMOS) components.Type: ApplicationFiled: September 15, 2012Publication date: January 24, 2013Applicant: Micron Technology, Inc.Inventor: Feng Lin
-
Publication number: 20130009687Abstract: A semiconductor device 1 includes a clock generation circuit 15 that changes a frequency of an output clock signal according to a control signal div, an arithmetic circuit (e.g., CPU0) that operates according to the clock signal, a storage circuit (e.g., IC0) that is activated according to access from the arithmetic circuit CPU0, a memory access detection unit 12 that detects a number of accesses from the arithmetic circuit CPU0 to the storage circuit IC0, and when the number of accesses increases, outputs a request signal (e.g., psreq1), and a clock control circuit 14 that generates the control signal div for lowering the frequency of the clock signal according to the request signal psreq1.Type: ApplicationFiled: July 4, 2012Publication date: January 10, 2013Inventors: Tsugio MATSUYAMA, Kohei WAKAHARA, Masaki FUJIGAYA, Takahiro IRITA
-
Patent number: 8339175Abstract: A phase generating apparatus generates an output clock having a desired phase according to a digital signal. The apparatus includes a phase selecting unit and a phase generating unit. The phase selecting unit selects one of a plurality of input clocks according to a portion of bits of the digital signal to generate a reference clock. Each of the input clocks respectively has a difference phase. The phase selecting unit divides the frequency of the reference clock, and selectively delays the frequency-divided reference clock according to another portion of bits of the digital signal to generate the output clock.Type: GrantFiled: December 1, 2010Date of Patent: December 25, 2012Assignee: MStar Semiconductor, Inc.Inventors: Hsian-Feng Liu, Sterling Smith
-
Patent number: 8314642Abstract: A rising edge or a falling edge is finely adjusted, or a dead time and a period are adjusted with high accuracy. A waveform processing circuit includes: an integration circuit 11 receiving a rectangular or substantially-rectangular pulse and outputting a gradually increasing or decreasing signal obtained by integrating the pulse signal; a reference signal output circuit 12 outputting a constant value or a varying value as a reference signal; and a comparison circuit 13 comparing the output of the integration circuit with the output of the reference signal output circuit and outputting a pulse rising or falling at a timing when the difference between the outputs varies.Type: GrantFiled: June 1, 2008Date of Patent: November 20, 2012Assignee: Nagasaki UniversityInventor: Fujio Kurokawa
-
Patent number: 8314644Abstract: Disclosed is a clock generator for generating a target clock signal, which includes: a control circuit, receiving a reference clock signal, and for generating a clock enable signal and a delay selecting signal according to the reference clock signal; a delay module, coupled to the control circuit, for delaying the reference clock signal according to the delay selecting signal to generate a delayed reference clock signal; and a clock gating unit, coupled to the delay module and the control circuit, for receiving the delayed reference clock signal and the clock enable signal, and for passing the delayed reference clock signal according to the clock enable signal, to generate the target clock signal.Type: GrantFiled: January 19, 2012Date of Patent: November 20, 2012Assignee: Mediatek Inc.Inventors: Hong-Ching Chen, Chang-Po Ma
-
Patent number: 8310294Abstract: A communication IC includes a power-efficient clock-distribution system. A control loop monitors and adjusts the peak and trough voltages of a clock signal. The clock signal can be adaptively adjusted to center the peak and trough voltages about the switching threshold voltage of a clock buffer. The voltage swing of the clock signal can thus be made small and, as a consequence, power efficient. The control loop can monitor and control more than one clock signal.Type: GrantFiled: February 12, 2008Date of Patent: November 13, 2012Assignee: Rambus Inc.Inventors: John W. Poulton, Robert E. Palmer, Andrew M. Fuller
-
Publication number: 20120280737Abstract: A signal delay circuit including a clock transfer control circuit configured to transmit or block a clock signal, and a pulse signal generation circuit configured to delay a first pulse signal in response to the transmitted clock signal to generate a second pulse signal which has a longer active period than the first pulse signal.Type: ApplicationFiled: July 18, 2012Publication date: November 8, 2012Inventors: Hyoung-Jun NA, Kyung-Whan KIM
-
Patent number: 8305128Abstract: According to a spurious pulse generator of this invention, integrating circuits are provided at a plurality of stages for carrying out integrating operations about time and outputting a spurious pulse, the integrating circuits being constructed to input a voltage value for controlling a crest value which is a peak swing of the spurious pulse to an amplifier forming an integrating circuit at a most upstream stage when a switching element is ON, and to input a constant voltage value when the switching element is OFF. As a result, the voltage value before ON-state and after ON-state of the switching element does not change but remains a constant voltage value, thereby obtaining a desired spurious pulse.Type: GrantFiled: March 21, 2008Date of Patent: November 6, 2012Assignee: Shimadzu CorporationInventors: Masayuki Nakazawa, Junichi Ohi, Tetsuo Furumiya, Masafumi Furuta
-
Patent number: 8305825Abstract: A timing control circuit comprises at least three current control units coupled in parallel between a first circuit and a second circuit node. The current control units each have an active mode and an inactive mode. The current control units are responsive to a timing trigger event to pass current whose magnitude is dependent on how many of the current control units are in the active mode. The current control units comprise a plurality of groups. Current control units within a same group are responsive to a change in a bit of a control value corresponding to that group to switch together between the active and inactive modes, such that the magnitude of the current is dependent on which of the groups are in the active mode. The signal timing in the associated circuit is varied in dependence on the magnitude of the current.Type: GrantFiled: August 5, 2010Date of Patent: November 6, 2012Assignee: ARM LimitedInventors: Nicolaas Klarinus Johannes van Winkelhoff, Bastien Jean Claude Aghetti
-
Patent number: 8305129Abstract: An internal clock generating circuit and a method for generating an internal clock signal are disclosed. The internal clock generating circuit includes a transition detecting block for detecting transitions in a data signal and generating data transition information, and an internal clock generating block for generating and storing a period digital data while detecting the unit period of the data signal in a period confirming mode. In the internal clock generating circuit, the internal clock signal can be generated without the external clock signal, so that the internal clock generating circuit can be implemented with a simple constitution. Additionally, an extra locking time is not required for locking the extra clock signal, so that the operating speed of the internal clock generating circuit is improved. The internal clock signal is dependent on the data signal, so that it is easy to control the set-up and hold for data.Type: GrantFiled: November 16, 2010Date of Patent: November 6, 2012Assignee: TLI Inc.Inventors: Jang Jin Nam, Yong Weon Jeon
-
Publication number: 20120268182Abstract: A clock gated circuit includes a pulse generator and a pulse level shifter. The pulse generator is driven by a first power supply voltage and is configured to receive a clock signal to generate a pulse and an inverted pulse. The pulse level shifter is driven by a second power supply voltage higher than the first power supply voltage and is configured to receive the pulse and the inverted pulse and to convert a level of the pulse in response to an enable signal.Type: ApplicationFiled: April 5, 2012Publication date: October 25, 2012Inventors: HOIJIN LEE, Bai-Sun Kong
-
Patent number: 8294502Abstract: Integrated circuits with delay circuitry are provided. Delay circuitry may receive a clock signal and generate a corresponding delayed clock signal. The delayed clock signal generated using the delay circuitry may exhibit reduced duty cycle distortion in comparison to conventional systems. The delay circuitry may include a pulse generation circuit, a delay circuit, and a latching circuit. The pulse generation circuit may generate pulses in response to detecting rising edges or falling edges at its input. The pulses may propagate through the delay circuit. The latching circuit may generate (reconstruct) a delayed version of the clock signal in response to receiving the pulses at its control input. The delay circuitry may be used in duty cycle distortion correction circuitry, delay-locked loops, and other control circuitry.Type: GrantFiled: March 4, 2011Date of Patent: October 23, 2012Assignee: Altera CorporationInventor: David Lewis
-
Publication number: 20120262215Abstract: A timing generator that outputs a timing signal obtained by delaying an input signal, comprising first and second period delay sections that each output a rate signal obtained by delaying the input signal by a delay amount corresponding to an integer multiple of a period of an operation clock supplied thereto; a first high-accuracy delay section that outputs the timing signal obtained by delaying a signal input thereto by a delay amount that is less than the period of the operation clock; and a mode switching section that switches between a low-speed mode, in which the rate signal output by the first period delay section is input to the first high-accuracy delay section, and a high-speed mode, in which a signal obtained by interleaving the rate signals output by the first period delay section and the second period delay section is input to the first high-accuracy delay section.Type: ApplicationFiled: October 6, 2011Publication date: October 18, 2012Applicant: ADVANTEST CORPORATIONInventor: Masakatsu Suda
-
Publication number: 20120249196Abstract: A frequency synthesizer using a PLL has a simple structure and excellent spurious characteristics. A reference frequency signal inputted into a phase comparison unit is generated based on a clock when a zero cross point of a sawtooth wave composed of a digital signal is detected. However, in this case, since the digital values are skipped values, the digital value does not always become zero when its positive/negative sign is inverted. Hence, where the clock signals reading the digital value immediately before and the to digital value immediately after the zero cross time when the positive/negative sign is inverted in a region where the digital value gradually changes are P1 and P2 respectively and the clock signal at a timing next to the clock signal P2 is P3, P1 and P3 are used at a ratio corresponding to the ratio between the digital values read by P1 and P2.Type: ApplicationFiled: March 29, 2012Publication date: October 4, 2012Inventors: Kazuo AKAIKE, Tsukasa Kobata
-
Publication number: 20120235725Abstract: In a high-performance interface circuit for micro-electromechanical (MEMS) inertial sensors, an excitation signal (used to detect capacitance variation) is used to control the value of an actuation signal bit stream to allow the dynamic range of both actuation and detection paths to be maximized and to prevent folding of high frequency components of the actuation bit stream due to mixing with the excitation signal. In another aspect, the effects of coupling between actuation signals and detection signals may be overcome by performing a disable/reset of at least one of and preferably both of the detection circuitry and the MEMS detection electrodes during actuation signal transitions. In a still further aspect, to get a demodulated signal to have a low DC component, fine phase adjustment may be achieved by configuring filters within the sense and drive paths to have slightly different center frequencies and hence slightly different delays.Type: ApplicationFiled: September 13, 2011Publication date: September 20, 2012Inventors: Ahmed Elmallah, Ahmed Elshennawy, Ahmed Shaban, Botros George, Mostafa Elmala, Ayman Ismail, Mostafa Sakr, Ahmed Mokhtar, Ayman Elsayed
-
Publication number: 20120235726Abstract: In a high-performance interface circuit for micro-electromechanical (MEMS) inertial sensors, an excitation signal (used to detect capacitance variation) is used to control the value of an actuation signal bit stream to allow the dynamic range of both actuation and detection paths to be maximized and to prevent folding of high frequency components of the actuation bit stream due to mixing with the excitation signal. In another aspect, the effects of coupling between actuation signals and detection signals may be overcome by performing a disable/reset of at least one of and preferably both of the detection circuitry and the MEMS detection electrodes during actuation signal transitions. In a still further aspect, to get a demodulated signal to have a low DC component, fine phase adjustment may be achieved by configuring filters within the sense and drive paths to have slightly different center frequencies and hence slightly different delays.Type: ApplicationFiled: September 13, 2011Publication date: September 20, 2012Inventors: Ayman Elsayed, Ahmed Elmallah, Ahmed Elshennawy, Ahmed Shaban, Botros George, Mostafa Elmala, Ayman Ismalt, Mostafa Sakr, Ahmed Mokhtar
-
Patent number: 8264388Abstract: A digital phase-locked loop (DPLL), a supporting digital frequency integrator, and a method are provided for deriving a digital phase error signal in a DPLL. A digital frequency integrator periodically accepts a digital tdcOUT message from a Time-to-Digital Converter (TDC) representing a measured ratio of a reference clock (Tref) period to a synthesizer clock (Tdco) period. Also accepted is a digital message selecting a first ratio (Nf). In response, a digital phase error (pherr) message is periodically supplied that is proportional to an error in phase between the reference clock and the (synthesizer clock*Nf).Type: GrantFiled: October 6, 2010Date of Patent: September 11, 2012Assignee: Applied Micro Circuits CorporationInventors: Hanan Cohen, Simon Pang
-
Publication number: 20120223757Abstract: Methods and apparatuses provide a clocked digital device having dynamically adjustable operating characteristics. The digital device comprises a digital clock management (“DCM”) circuit in which the amount of delay between receipt of an active edge of a clock signal at the input of the DCM circuit and appearance of an active edge of another clock signal at the output of the DCM circuit depends on a phase adjustment signal applied to the DCM circuit's phase adjust input. A phase adjustment circuit provides the phase adjustment signal to the DCM circuit's phase adjust input for controlling the amount of the delay between the clock signal at the input of the DCM circuit and the clock signal at the output of the DCM circuit.Type: ApplicationFiled: May 14, 2012Publication date: September 6, 2012Applicant: Texas Memory Systems, Inc.Inventor: Charles J. Camp
-
Patent number: 8258846Abstract: A receiving method and apparatus is disclosed. The method comprising steps of: receiving a plurality of data according to a symbol clock signal, and reading out the plurality of data according to a first clock signal and generating a water level; receiving a second clock signal so as to generate a third clock signal, and adjusting the speed of the third clock signal according to the water level; determining a sampling frequency of the plurality of data according to a data amount of the plurality of data during a unit time period or parameters of the plurality of data; and dividing the third clock signal by a dividing value or multiplying the third clock signal by a multiplying value so as to obtain the first clock signal and adjust the water level by a clock generator.Type: GrantFiled: September 7, 2010Date of Patent: September 4, 2012Assignee: Realtek Semiconductor Corp.Inventor: Tzuo-Bo Lin
-
Patent number: 8242854Abstract: A circuit for a voltage controlled oscillator (VCO) buffer is described. The circuit includes a first capacitor connected to an input of the VCO buffer that is connected to a VCO core. The circuit also includes a second capacitor connected to the input of the VCO buffer and the gate of a p-type metal-oxide-semiconductor field effect (PMOS) transistor. The circuit further includes a first switch connected to the first capacitor and the gate of the PMOS transistor. The circuit also includes a third capacitor connected to the input of the VCO buffer. The circuit further includes a fourth capacitor connected to the input of the VCO buffer and the gate of an n-type metal-oxide-semiconductor field effect (NMOS) transistor. The circuit also includes a second switch connected to the third capacitor and the gate of the NMOS transistor.Type: GrantFiled: June 28, 2010Date of Patent: August 14, 2012Assignee: QUALCOMM, IncorporatedInventors: Chinmaya Mishra, Rajagopalan Rangarajan, Hongyan Yan
-
Patent number: 8237486Abstract: An internal clock frequency control circuit of a semiconductor memory apparatus includes a mode register set configured to receive a mode register set control signal and output a mode register set signal; a delay unit configured to generate an enable signal when a predetermined cycle has elapsed after the mode register set signal was activated; a division command decoder configured to receive and decode a synchronization command to generate a division start signal when the enable signal is activated; and a division selection unit configured to receive an input clock having a first frequency and output a selection clock having a second frequency, wherein a value of the second frequency is substantially the same as the first frequency or lower than the first frequency depending on a level of the division start signal.Type: GrantFiled: December 10, 2010Date of Patent: August 7, 2012Assignee: SK Hynix Inc.Inventor: Kie Bong Ku
-
Patent number: 8237481Abstract: A programmable Local Clock Buffer has a single inverter between the clock input and the delayed clock output. A transistor switch modulates the single inverter stage between a clock signal transmit state and a non-transmitting state. A combination of delay select bits control the timing of the beginning and ending of the transmit state of the inverter relative to the clock input via the transistor switch.Type: GrantFiled: April 25, 2008Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Yuen H. Chan, Rolf Sautter, Michael J. Lee, Juergen Pille
-
Patent number: 8237482Abstract: A circuit comprises a frequency divider coupled to receive an oscillating signal generated by an oscillator and a division ratio and configured to divide the oscillating signal by the division ratio into a clock signal; a temperature compensation circuit configured to measure a temperature of the oscillator and generate a division ratio to be provided to the frequency divider and a first value on the basis of the measured temperature; and a control system configured to control connection between a calibration element and the oscillator based on the first value and the oscillating signal of the oscillator.Type: GrantFiled: December 21, 2010Date of Patent: August 7, 2012Assignee: STMicroelectronics (Shenzen) R&D Co. Ltd.Inventor: Henry Ge
-
Publication number: 20120187997Abstract: The present invention discloses a circuit and a method for providing absolute information for floating grounded integrated circuit. The method includes: receiving an absolute information sense signal carrying absolute information; converting the absolute information sense signal to a current signal; and generating an internal reference signal according to the current signal, wherein the internal reference signal or a relationship between the internal reference signal and a floating ground level is related to the absolute information.Type: ApplicationFiled: July 25, 2011Publication date: July 26, 2012Inventors: Chia-Wei Liao, Roland Van Roy, Jing-Meng Liu, Leng-Nien Hsiu
-
Publication number: 20120182059Abstract: A clock synchronization system and method avoids output clock jitter at high frequencies and also achieves a smooth phase transition at the boundary of the coarse and fine delays. The system may use a delay line configured to generate two intermediate clocks from the input reference clock and having a fixed phase difference therebetween. A phase mixer receives these two intermediate clocks and generates the final output clock having a phase between the phases of the intermediate clocks. The shifting in the delay line at high clock frequencies does not affect the phase relationship between the intermediate clocks fed into the phase mixer. The output clock from the phase mixer is time synchronized with the input reference clock and does not exhibit any jitter or noise even at high clock frequency inputs. Because of the rules governing abstracts, this abstract should not be used to construe the claims.Type: ApplicationFiled: December 30, 2011Publication date: July 19, 2012Applicant: Micron Technology, Inc.Inventors: Jongtae Kwak, Kang Yong Kim
-
Patent number: 8212704Abstract: Aspects of the present disclosure relate to floating point timers and counters that are used in a variety of contexts. In some implementations, a floating point counter can be used to generate a wave form made up of a series of pulses with different pulse lengths. An array of these floating point counters can be used to implement a pool of delays. In other implementations, an array of floating point counters can be used to analyze waveforms on a number of different communication channels. Analysis of such waveforms may be useful in automotive applications, such as in wheel speed measurement for example, as well as other applications.Type: GrantFiled: June 14, 2010Date of Patent: July 3, 2012Assignee: Infineon Technologies AGInventors: Ljudmil Anastasov, Jens Barrenscheen