Transient Or Signal Noise Reduction Patents (Class 327/310)
-
Publication number: 20100182067Abstract: This invention is a clamp circuit for a video input. The clamp circuit includes: a coupling capacitor; a differential amplifier comparing a video input to predetermined reference voltage; a clamp transistor having a gate connected to the output terminal of the differential amplifier and a source-drain path connected between a power supply voltage and a second terminal; a resistive element connecting the second terminal of the clamp transistor and the coupling capacitor; a first current sink carrying a first predetermined current from the coupling capacitor to ground; and a second current sink carrying a second predetermined current from the second terminal of the said clamp transistor to ground. The resistive element can be a transistor, a resistor, a diode or a switch.Type: ApplicationFiled: January 21, 2010Publication date: July 22, 2010Applicant: Texas Instruments IncorporatedInventors: Haydar Bilhan, Maher Mahmoud Sarraj
-
Publication number: 20100164590Abstract: An N-channel transistor is provided as a switch between a high potential power line and a low potential power line. A high-pass filter is constituted by a capacitor and a resistor. When a voltage between the high potential power line and the low potential power line is started to oscillate by a switching operation, the high-pass filter causes a high-pass component thereof to pass, thereby turning ON the N-channel transistor to reduce a ringing.Type: ApplicationFiled: January 19, 2010Publication date: July 1, 2010Applicant: YAMAHA CORPORATIONInventors: NOBUAKI TSUJI, HIROTAKA KAWAI
-
Patent number: 7733164Abstract: In a semiconductor device, a monitoring circuit monitors and detects a quantity of noise in the semiconductor device. A control circuit has capacitances and controls connections to the capacitances such a decoupling capacitance value provided between a first power supply and a second power supply is dynamically adjusted based on the detected noise quantity.Type: GrantFiled: August 30, 2007Date of Patent: June 8, 2010Assignee: NEC Electronics CorporationInventors: Takashi Umamichi, Katsunori Shirai
-
Patent number: 7701277Abstract: Embodiments of the present invention provide a system that controls noise in a power system that includes a power rail and a ground rail. The system includes a MOS transistor coupled in series with a decoupling capacitor between the power rail and the ground rail and an inductive packaging connection coupled to the power rail in parallel with the MOS transistor and the decoupling capacitor. The combination of MOS transistor, decoupling capacitor, and inductive packaging connection form a resonant circuit. During operation, the system determines if there is noise in a Vdd signal on the power rail. Based on the noise present in the Vdd signal, the system adjusts the impedance of the MOS transistor to reduce the noise in a frequency range near a frequency of interest (?interest) of the resonant circuit without causing an unnecessary increase in switching noise at other frequencies.Type: GrantFiled: December 12, 2007Date of Patent: April 20, 2010Assignee: Synopsys, Inc.Inventors: Dino A. Toffolon, Chris Dietrich
-
Patent number: 7646832Abstract: A signal receiver includes a sampling device for sampling a received signal carrying a stream of symbols to form a first set of actual samples. The signal receiver also includes interpolation means for interpolating between the samples of the first set to form a second set of interpolated samples. The signal receiver also includes symbol recovery means configured to process the first and second sets of samples so as to form an estimate of the symbols of the signal. The processing includes performing a temporal whitening step on signals derived from first and second sets of samples. The signal receiver also includes signal combining means using a matched filter and averaging technique.Type: GrantFiled: September 30, 2005Date of Patent: January 12, 2010Assignee: Nokia CorporationInventors: Khairul Hasan, Sathiaseelan Sundaralingam, Eric Jones, Michael S. Mouna-Kingue, Rade Luburic, Santosh Nath
-
Patent number: 7642816Abstract: A transconductor to convert an input voltage to an output current, includes: a primary transconductance stage to provide the output current from the input voltage and a driving current; an adaptive transconductance stage coupled in series with the primary transconductance stage to generate the driving current from the input voltage; and a bias circuit coupled to provide a primary bias voltage to the primary transconductance stage and an adaptive bias voltage to the adaptive transconductance stage.Type: GrantFiled: October 10, 2007Date of Patent: January 5, 2010Assignee: Industrial Technology Research InstituteInventors: Ming-Ching Kuo, Pei-Ling Tsai, Chih-Hung Chen
-
Patent number: 7636407Abstract: A signal detector arranged in a receiver of a wireless communication device includes a variable passband bandpass filter configured to bandlimit a received signal using a variable passband; a signal parameter detection unit configured to detect a signal parameter of each of a plurality of signals contained in the received signal; a detection order determination unit configured to determine a detection order for detecting the signals from the received signal based on the signal parameter; a parameter control unit configured to control the passband of the variable passband bandpass filter based on the detection order and the signal parameter; and an equalization and decision unit configured to equalize and decide the bandlimited signal output from the variable passband bandpass filter. The signals contained in the received signal are successively detected from the received signal according to the detection order by means of the variable passband bandpass filter and the equalization and decision unit.Type: GrantFiled: September 30, 2005Date of Patent: December 22, 2009Assignee: NTT DoCoMo, Inc.Inventors: Koji Maeda, Takahiro Asai, Hitoshi Yoshino
-
Patent number: 7624365Abstract: A semiconductor integrated device includes a plurality of power system circuit units, a first circuit unit to which electric power is supplied from first power supply wiring, and first ground wiring to which the first circuit unit is coupled. Moreover, the semiconductor integrated device includes a second circuit unit to which electric power is supplied from second power supply wiring, and second ground wiring coupled to the second circuit unit. The first circuit unit includes a first interface circuit unit, and the second circuit unit includes a second interface circuit unit configured to perform inputting or outputting of a signal to and from the first interface circuit unit. The second interface circuit unit is placed in the vicinity of the first interface circuit unit according to a determined arrangement.Type: GrantFiled: October 16, 2008Date of Patent: November 24, 2009Assignee: NEC Electronics CorporationInventor: Morihisa Hirata
-
Publication number: 20090261883Abstract: A symmetrical blocking transient voltage suppressing (TVS) circuit for suppressing a transient voltage includes an NPN transistor having a base electrically connected to a common source of two transistors whereby the base is tied to a terminal of a low potential in either a positive or a negative voltage transient. The two transistors are two substantially identical transistors for carrying out a substantially symmetrical bi-directional clamping a transient voltage. These two transistors further include a first and second MOSFET transistors having an electrically interconnected source. The first MOSFET transistor further includes a drain connected to a high potential terminal and a gate connected to the terminal of a low potential and the second MOSFET transistor further includes a drain connected to the terminal of a low potential terminal and a gate connected to the high potential terminal.Type: ApplicationFiled: June 25, 2009Publication date: October 22, 2009Inventor: Madhur Bobde
-
Patent number: 7602866Abstract: A method/apparatus is provided that detects impairment in a received signal and employs the structure in the receiver that is designed for that purpose. Preferably, the method/apparatus detects the interferer modulation and employs the structure in the receiver that is designed for that purpose. The detection is preferably performed using a quality measure, e.g., the residual errors after channel estimation or SNR (signal-to-noise-ratio) estimates after channel estimation. Preferably, hypothesis tests, threshold schemes, or schemes where the threshold is adapted according to one of the measures are used. The receiver selects between an interference rejection method and a conventional receiver or selects between an interference rejection method and a less powerful interference rejection method, or a combination thereof.Type: GrantFiled: May 31, 2002Date of Patent: October 13, 2009Assignee: Telefonaktiebolaget LM Ericsson (publ)Inventors: Magnus Olsson, Huseyin Arslan
-
Patent number: 7593461Abstract: A plurality of signals are received in a shared spectrum. Samples of the received user signals are produced as a received vector. The received vector is segmented into a plurality of segments. For each segment, successively determining symbols for each user or group of signals (the group of signals having similar received power) by determining symbols for one user/group and removing a contribution of that one user/group from the received vector. The determined symbols corresponding to each segment are assembled into a data vector.Type: GrantFiled: March 17, 2008Date of Patent: September 22, 2009Assignee: InterDigital Technology CorporationInventor: Ariela Zeira
-
Patent number: 7580487Abstract: An apparatus and a method for estimating a carrier to interference and noise ratio (CINR) in a communication system. The CINR value is precisely estimated by removing the error floor value, which is caused by the inaccurate sliding average window SAW channel estimation value, from the CINR estimation value. Since the CINR value is precisely estimated, performance of the adaptive power control or the adaptive modulation and coding device is improved.Type: GrantFiled: May 2, 2005Date of Patent: August 25, 2009Assignee: Samsung Electronics Co., LtdInventors: Jae-Hwan Chang, Yun-Sang Park, Bong-Gee Song
-
Publication number: 20090201068Abstract: Output circuit with reduced overshoot includes input end, output end, a circuit composed of PMOS and NMOS, rising and falling edge trigger bias circuits. The rising and falling edge trigger bias circuits output biasing voltages to the output end for clamping the voltage of the output signals respectively according to the rising edge and the falling edge of the input signal. In this way, the overshoot of the output signal is reduced.Type: ApplicationFiled: October 6, 2008Publication date: August 13, 2009Inventors: Chun Shiah, Chi-Fa Lien, Sen-Fu Hong
-
Patent number: 7564287Abstract: An input buffer protection circuit is disclosed which comprises a NMOS transistor with a source, drain and gate coupled to an input terminal of the input buffer, a pad and a chip peripheral positive power supply voltage (VDDP), respectively, and a PMOS transistor with a source, drain and gate coupled to the pad, the input terminal of the input buffer and a first terminal of a biasing circuit, respectively, wherein the biasing circuit has a second terminal coupled to the pad and generates at the first terminal a voltage lower than the pad's input signal voltage (VPAD) to turn on the PMOS transistor when the VPAD is lower than or equal to the VDDP, or a voltage substantial equals to the VPAD to turn off the PMOS transistor when the VPAD is higher than the VDDP.Type: GrantFiled: September 5, 2007Date of Patent: July 21, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Chia-Hui Chen
-
Patent number: 7558348Abstract: A radio frequency antenna system and high-speed digital data link are disclosed to, among other things, reduce electromagnetic interference (“EMI”) at relatively high data rates while reducing the manufacturing complexities associated with conventional data links. In one embodiment, a radio frequency (“RF”) antenna system includes an antenna and an RF radio coupled to the antenna for receiving wireless RF signals. In particular, the RF radio is configured to digitize RF signals at a fixed data rate to form digitized data signals and to apply the digitized data signals at a variable data rate to a high-speed digital link. The variable data rate distributes the signal energy of the digitized data signals over one or more bands of frequencies, thereby beneficially altering an EMI spectral profile describing emissions that develop as the digitized data signals are transported through a channel.Type: GrantFiled: May 18, 2005Date of Patent: July 7, 2009Assignee: Nvidia CorporationInventors: Tao Liu, Mansour Keramat, Mehrdad Heshami, Feng Bao, Timothy C. Kuo, Douglas J. Hogberg, Bo Liang, Edward Wai Yeung Liu
-
Publication number: 20090167404Abstract: A digital circuit which can operate normally regardless of binary potentials of an input signal is provided. A semiconductor device comprising a correcting unit and one or a plurality of circuit elements, the correcting unit including a first capacitor, a second capacitor, a first switch, and a second switch, wherein the first electrode of the first capacitor is connected to an input terminal, the supply of a first potential to the second electrode of the first capacitor is controlled by the first switch, the supply of a second potential to the second electrode of the second capacitor is controlled by the second switch, and a potential of the second electrode of the first capacitor or a potential of the second electrode of the second capacitor is supplied to the one or the plurality of circuit elements.Type: ApplicationFiled: March 12, 2009Publication date: July 2, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Hajime Kimura
-
Patent number: 7554839Abstract: A symmetrical blocking transient voltage suppressing (TVS) circuit for suppressing a transient voltage includes an NPN transistor having a base electrically connected to a common source of two transistors whereby the base is tied to a terminal of a low potential in either a positive or a negative voltage transient. The two transistors are two substantially identical transistors for carrying out a substantially symmetrical bi-directional clamping a transient voltage. These two transistors further include a first and second MOSFET transistors having an electrically interconnected source. The first MOSFET transistor further includes a drain connected to a high potential terminal and a gate connected to the terminal of a low potential and the second MOSFET transistor further includes a drain connected to the terminal of a low potential terminal and a gate connected to the high potential terminal.Type: GrantFiled: September 30, 2006Date of Patent: June 30, 2009Assignee: Alpha & Omega Semiconductor, Ltd.Inventor: Madhur Bobde
-
Patent number: 7545893Abstract: Interference rejection in a wireless communication system involves determining a complement spatial-temporal signal subspace that is complement to a spatial-temporal signal subspace of an interference signal included in a received signal. The received signal is projected onto the complement spatial-temporal signal subspace, whereby the interference signal included in the received signal is reduced. Determining the complement spatial-temporal signal subspace can include estimating the interference signal; determining a Block Yule-Walker matrix for the estimated interference signal; and determining the complement spatial-temporal signal subspace from the Block Yule-Walker matrix.Type: GrantFiled: November 28, 2005Date of Patent: June 9, 2009Assignee: Telefonaktiebolaget L M Ericsson (publ)Inventor: Shousheng He
-
Patent number: 7538612Abstract: A control circuit for diode based RF circuit (6) comprising at least one analog communicating device (2, 3) having a plurality of digital control lines (A0, A1, A2, En1, B0, B1, B2, En2), a plurality of selectable poles (X0-X15) and at one common pole (Y1, Y2), the digital control lines being connected to a digital data generator (4) and the selectable poles and at least one common pole being connected to the control terminal(s) of the diode(s) of the RF circuit through a network of resistors (7-21) of differing values and a potential divider (22) and a power supply or voltage source (25) or a network of potential dividers of differing outputs and a power supply or voltage source, the analog communicating device establishing an internal coupling between the common pole and one of the selectable poles depending upon the digital value generated by the digital data generator and appearing at the digital control.Type: GrantFiled: August 4, 2003Date of Patent: May 26, 2009Assignee: Indian Space Research OrganisationInventors: Chandra Bera Subhash, Subramanian Bharadwaj Praveen, Singh Rajvir
-
Patent number: 7528643Abstract: A digital circuit which can operate normally regardless of binary potentials of an input signal is provided. A semiconductor device comprising a correcting unit and one or a plurality of circuit elements, the correcting unit including a first capacitor, a second capacitor, a first switch, and a second switch, wherein the first electrode of the first capacitor is connected to an input terminal, the supply of a first potential to the second electrode of the first capacitor is controlled by the first switch, the supply of a second potential to the second electrode of the second capacitor is controlled by the second switch, and a potential of the second electrode of the first capacitor or a potential of the second electrode of the second capacitor is supplied to the one or the plurality of circuit elements.Type: GrantFiled: February 3, 2004Date of Patent: May 5, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 7511563Abstract: A ripple current reduction circuit includes a supply node coupled to the output of a high ripple voltage source such as a charge pump. A first current mirror is referred to the supply node and mirrors a current I1 to a second node, the mirrored current (I3) including a ripple current induced by the ripple voltage. A second current mirror is referred to the second node and mirrors a current I2 to an output node, which provides a current ILOAD to a load. The mirrors are sized such that the current provided at the second node is greater than the current required by the second mirror to provide ILOAD. The excess current, at least a portion of which includes a ripple component induced by the ripple voltage, is shunted to ground. As such, the magnitude of the ripple component in ILOAD is less than that present in I3.Type: GrantFiled: August 23, 2007Date of Patent: March 31, 2009Assignee: Analog Devices, Inc.Inventors: Thomas L. Botker, Benjamin A. Douts
-
Patent number: 7466608Abstract: A data input/output circuit of a semiconductor memory device has a data inversion determination function. In an input mode, the data input/output circuit inverts an input data group in response to an input inversion flag and transmits the inverted input data group to a memory cell array. In an output mode, the data input/output circuit inverts a data group, output from the memory cell array, when the output data group satisfies a predetermined inversion condition, and transmits the inverted output data group to the outside of the data input/output circuit. In this case, an output inversion flag, indicating that the output data group is to be inverted, is generated. Further, the data input/output circuit stores the input inversion flag in the memory cell array in the input mode, and compares the input inversion flag, stored in the memory cell array, with the output inversion flag in the output mode.Type: GrantFiled: September 28, 2006Date of Patent: December 16, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Min Sang Park
-
Publication number: 20080238520Abstract: A power electronic module includes: a switch module including a desaturation detection diode and a power semiconductor switch, and wherein the desaturation detection diode is coupled to a switching connection of the power semiconductor switch; and a driver module coupled to the switch module, wherein the driver module is configured for obtaining a voltage signal across the desaturation detection diode and the power semiconductor switch and configured for turning off the power semiconductor switch upon the voltage signal exceeding a threshold. In one example, the driver module is discrete from the switch module. In another example, the switch module and driver modules are configured to respectively provide and receive a voltage signal of less than or equal to seventy volts.Type: ApplicationFiled: March 29, 2007Publication date: October 2, 2008Applicant: GENERAL ELECTRIC COMPANYInventors: Michael Andrew de Rooij, Eladio Clemente Delgado, Stephen Daley Arthur
-
Patent number: 7428279Abstract: A sliding window based data estimation is performed. An error is introduced in the data estimation due to the communication model modeling the relationship between the transmitted and received signals. To compensate for an error in the estimated data, the data that was estimated in a previous sliding window step or terms that would otherwise be truncated as noise are used. These techniques allow for the data to be truncated prior to further processing reducing the data of the window.Type: GrantFiled: March 2, 2004Date of Patent: September 23, 2008Assignee: InterDigital Technology CorporationInventors: Rui Yang, Bin Li, Alexander Reznik, Ariela Zeira
-
Method and apparatus for overshoot and undershoot errors correction in analog low dropout regulators
Publication number: 20080180071Abstract: The present invention provides a method and apparatus for dynamically correcting overshoot and undershoot errors in an analog integrated circuit by improving the reaction time (?t) of the analog integrated circuit. Equivalently, an error correction circuit is disclosed including an overshoot correction circuit and an undershoot correction that are only activated to reduce overshoot and undershoot errors by increasing the bandwidth of the integrated circuit when either undershoot or overshoot errors are detected.Type: ApplicationFiled: January 25, 2007Publication date: July 31, 2008Applicant: Monolithic Power Systems, Inc.Inventor: Farhood Moraveji -
Patent number: 7330063Abstract: A circuit arrangement for bidirectional current limiting comprises a first transistor, a second transistor, a first resistor, a first zener diode and a second zener diode. The first transistor comprises a first controllable path and a first control terminal and the second transistor comprises a second controllable path and a second control terminal. The first and the second control terminals are connected to a first current source and the first resistor is connected between the first and the second controllable paths. The first zener diode is connected between the first current source and a first line node which is located between the first controllable path of the first transistor and the first resistor. The second zener diode is connected between the first current source and a second line node which is located between the second controllable path of the second transistor and the first resistor.Type: GrantFiled: January 20, 2006Date of Patent: February 12, 2008Assignee: Infineon Technologies AGInventor: Thomas Ferianz
-
Publication number: 20070170971Abstract: A signal transmitting circuit includes a driving circuit, and a plurality of receiving circuits receiving signals transmitted from the driving circuit. Each of the receiving circuits is coupled to the driving circuit consecutively via a transmission line. A filter means is coupled with a segment of the transmission line of two neighboring receiving circuits for filtering signal reflections from the receiving circuits.Type: ApplicationFiled: July 13, 2006Publication date: July 26, 2007Applicant: HON HAI PRECISION INDUSTRY CO., LTD.Inventors: YING-TSO LAI, SHOU-KUO HSU
-
Patent number: 7221206Abstract: Integrated circuit device includes: a wiring; a clock signal output circuit including a ring oscillator; an internal circuit; an internal power supply generation circuit for supplying an electric power to the clock signal output circuit and to the internal circuit on the basis of a power supplied from an external circuit; and a capacitor connection terminal. The internal power supply generation circuit supplies the electric power to the ring oscillator through the wiring connecting between the internal power supply generation circuit and the capacitor connection terminal. The internal power supply generation circuit supplies the electric power to the internal circuit through the wiring connecting to the capacitor connection terminal.Type: GrantFiled: March 10, 2005Date of Patent: May 22, 2007Assignee: Denso CorporationInventors: Katsutoyo Misawa, Yasuyuki Ishikawa, Akira Suzuki, Yoshinori Teshima, Hideaki Ishihara
-
Patent number: 7161379Abstract: One disclosed method comprises drawing current from a termination voltage supply and through a termination voltage delivery network by termination circuitry in response to a first signal on one or more lines terminated by the termination circuitry, shunting current from the termination voltage supply and through the termination voltage delivery network in response to a second signal on one or more terminated lines, and helping to reduce the shunted current for extended shunting.Type: GrantFiled: April 14, 2004Date of Patent: January 9, 2007Assignee: Hewlett-Packard Development Company, L.P.Inventors: Barry J. Arnold, Kevin M. Laake, Andrew R. Allen
-
Patent number: 7110479Abstract: In accordance with the present invention, there are provided methods for estimating the level of interferers and the level of a useful signal in a spectral window of a given bandwidth in a communications channel in a complex multipath propagation environment. The first method of estimating the level of interferers comprises generating and transmitting several sets of sine waves on the Nyquist frequency. Each set is characterized by a certain phase so that the sequence of phase values evenly spans the interval (0, 2?) radians. The second method comprises generating and transmitting several sets of sine waves of the same phase, with frequencies evenly spanning a vicinity of the Nyquist frequency. The method of estimating the level of a useful signal comprises transmitting several repetitions of the signal used for actual data transmission and processing it by the receiving station.Type: GrantFiled: March 5, 2004Date of Patent: September 19, 2006Inventor: Vlad Mitlin
-
Patent number: 7110445Abstract: The present invention provides an apparatus, system and method of peak-to-average reduction of an oversampled signal for a digital communication system. Peak detection 504 and width measurement 504 are advantageously combined in which a peak portion or multiple peak portions of an input signal that exceeds a predetermined threshold is detected and a width of the peak portion is determined. The peak detection and width measurement are further combined with a novel variable width shape generation methodology 506 in which a variable width shaping response is applied 510 to the peak portion responsive to the peak portion width. Additionally, a novel receiver technique 1390 can be included to reduce or eliminate the upstream BER impact using downstream oversampled shaping.Type: GrantFiled: August 28, 2001Date of Patent: September 19, 2006Assignee: Texas Instruments IncorporatedInventor: Peter J. Melsa
-
Patent number: 7102864Abstract: A latch-up-free ESD protection circuit using SCR is disclosed, in which an SCR is connected between the input pad and the negative power supply; a turn-on switch and a turn-off switch are connected between the positive power supply VDD (or the input pad) and the SCR; and a transistor gating circuit is connected to the turn-on switch and the turn-off switch to direct the operation of the SCR. When overvoltage stress develops over the input pad in the fast-transient mode, the turn-on switch enables the NPN transistor to switch on the SCR to form a discharging path for electrostatic discharge; and when overvoltage stress is released, the turn-off switch enables the PNP transistor to switch off the SCR, thus making it immune to any latch-up after the overvoltage stress is released, and having the advantages of fast triggering, low trigger voltage, no latch-up, and full ESD protection in the active and passive modes.Type: GrantFiled: June 14, 2004Date of Patent: September 5, 2006Assignee: King Billion Electronics Co., Ltd.Inventors: James Liu, Jimmy Hsieh, Sheng-Lyang Jang, Hsueh-Ming Lu
-
Patent number: 7042969Abstract: A method and apparatus for determining frame alignment in a discrete multitone transceiver by determining a rotation of the coefficients of the shortening channel impulse response for which inter symbol interference (ISI) is minimal. The ISI is determined by multiplying the average value of a transmitted discrete multitone symbol and multiplying it by the coefficients of the shortening channel impulse response in a given rotation.Type: GrantFiled: January 15, 2002Date of Patent: May 9, 2006Assignee: Agere Systems Inc.Inventor: Yhean-Sen Lai
-
Patent number: 7042967Abstract: The present invention has many aspects. One aspect of the invention is to perform equalization using a sliding window approach. A second aspect reuses information derived for each window for use by a subsequent window. A third aspect utilizes a discrete Fourier transform based approach for the equalization. A fourth aspect relates to handling oversampling of the received signals and channel responses. A fifth aspect relates to handling multiple reception antennas. A sixth embodiment relates to handling both oversampling and multiple reception antennas.Type: GrantFiled: June 24, 2004Date of Patent: May 9, 2006Assignee: InterDigital Technology CorporationInventors: Alexander Reznik, Rui Yang, Bin Li, Ariela Zeira
-
Patent number: 6958637Abstract: A structure and associated method to control spark current in a phase lock loop circuit. The phase lock loop circuit includes a voltage controlled oscillator, a phase comparator circuit, and a charge pump circuit. The voltage controlled oscillator is adapted to provide a first signal comprising a first frequency. The phase comparator is adapted to compare the first signal comprising the first frequency to a reference signal comprising a reference frequency. The phase comparator is further adapted to provide a control signal representing a phase difference between the first signal and the reference signal. The charge pump circuit is adapted to receive the control signal and control the voltage controlled oscillator such that a phase of the first signal equals a phase of the reference signal. The charge pump circuit is further adapted to compensate for a spark current resulting from a switching mode of the control signal.Type: GrantFiled: November 12, 2003Date of Patent: October 25, 2005Assignee: International Business Machines CorporationInventor: Kai D. Feng
-
Patent number: 6946890Abstract: A driver circuit includes an operational amplifier having an input and an output coupled by a feedback element. A voltage level shifter generates a voltage drop from the operational amplifier output to the operational amplifier input with a current source transistor setting a current controlling the voltage drop across the feedback element. A chopper circuit shifts flicker noise generated by the current source transistor to a higher frequency spectrum.Type: GrantFiled: March 11, 2004Date of Patent: September 20, 2005Assignee: Cirrus Logic, Inc.Inventors: Tom Gong Lei, Timothy Thomas Rueger, Stephen Timothy Hodapp
-
Patent number: 6940340Abstract: A noise-free bus circuit for diminishing noises of an original clock signal over a bus. The noise-free bus circuit has a connection wire module and a voltage detection circuit. The connection wire module includes the bus and a conduction wire disposed along the bus. The bus has a first end connected to the original clock signal while the conduction wire has a first end connected to a reference voltage. The voltage detection circuit is electrically connected to second ends of the bus and the conduction wire for generating an amended clock signal by determining a voltage difference between voltages at the second ends of the bus and of the conduction wire, the amended clock signal being equivalently equal to the original clock signal without the noises.Type: GrantFiled: November 28, 2003Date of Patent: September 6, 2005Assignee: Wistron CorporationInventor: Chao-Chin Liu
-
Patent number: 6859087Abstract: A gate drive integrated circuit for switching power transistors using an external controller includes a gate driving capability and low quiescent current and allows use of a bootstrap supply technique for providing the logic supply voltage. The gate driver integrated circuit detects power transistor desaturation, protecting a desaturated transistor from transient over voltages by smoothly turning off the desaturated transistor via a soft shutdown sequence. A fault control circuit of the gate driver integrated circuit manages protection of supply under-voltage and transistor desaturation and is capable of communicating with a plurality of gate driver integrated circuits in a multi-phase system using a dedicated local network.Type: GrantFiled: October 29, 2003Date of Patent: February 22, 2005Assignee: International Rectifier CorporationInventors: Giovanni Galli, Marco Giandalia, Andrea Merello
-
Patent number: 6788517Abstract: A decoupling circuit for decoupling conduction lines from each other, the circuit including at least one pass gate element having conduction terminals connected to the conduction lines and having at least one control terminal. The decoupling circuit includes at least one protection circuit inserted between the control terminal and at least one of the conduction lines, and including at least one protection transistor connected to the control terminal and to the at least one conduction line, and configured to take in a disturbing signal passing through the pass gate element (N1) to properly decouple the conduction lines from each other on the occurrence of a disturbing condition.Type: GrantFiled: July 26, 2001Date of Patent: September 7, 2004Assignee: STMicroelectronics S.r.l.Inventor: Marco Riva
-
Patent number: 6774836Abstract: A method, digital circuit system and program product for reducing delta-I noise in a plurality of activity units connected to a common DC-supply voltage. In order to smooth the fluctuations (delta-I) of a total current demand I, and a respective resulting fluctuation of the supply voltage, a signalling scheme between said activity units and a supervisor unit which holds a system-specific “database” containing at least the current demand of each activity unit device when operating regularly. Dependent of the quantity of calculated, imminent delta-I a subset of said activity units with a respective current I demand is selected and controlled, for either temporarily delaying their beginning of activity in case of an imminent supply voltage drop, or temporarily continuing their activity with a predetermined, activity-specific NO-OP phase in case of an imminent supply voltage rise.Type: GrantFiled: June 16, 2003Date of Patent: August 10, 2004Assignee: International Business Machines CorporationInventors: Roland Frech, Bernd Garben, Hubert Harrer, Andreas Huber, Dierk Kaller, Erich Klink, Thomas-Michael Winkel, Wiren Dale Becker
-
Publication number: 20040135617Abstract: The present invention is related to method and apparatus for on-die noise detection that includes one more voltage noise sensors, and one or more associated comparators. The voltage noise sensor includes a circuit including devices designed to position an initial voltage level of nodes between the devices at certain levels. The nodes are paired where the initial level of one node is above the initial level of the other node in the pair. The devices are designed to position the initial voltage levels of nodes of each pair such that the occurrence of noise above a predefined threshold voltage causes at least one of the voltage levels at the pair of nodes to approach and pass the other. The comparator monitors the voltage levels of each pair of nodes and generates a trigger signal upon detection of the voltage levels at a pair of nodes passing each other.Type: ApplicationFiled: December 24, 2003Publication date: July 15, 2004Inventors: Jonathan H. Liu, Wonjae L. Kang
-
Patent number: 6756834Abstract: ESD protection is provided by local ESD-protection devices between each pad and a common-discharge line (CDL). Each ESD-protection device has p-well or p-substrate taps to a local ground rather than to the CDL, reducing noise coupling from the I/O's through the CDL. Another ESD clamp that bypasses the CDL is provided between each pair of internal power and ground buses. Better protection of core circuits during power-to-ground ESD events is provided by bypassing the CDL since only one ESD clamp rather than two ESD-protection devices must turn on. The ESD clamps and ESD-protection devices can be gate-coupled n-channel transistors with coupling capacitors between the pad and the transistor gate. Devices can also be substrate-triggered transistors or active ESD clamps that include an inverter between a coupling capacitor to the CDL and the n-channel transistor gate.Type: GrantFiled: April 29, 2003Date of Patent: June 29, 2004Assignee: Pericom Semiconductor Corp.Inventors: Paul C. F. Tong, Siu-Weng Simon Wong, Ping Ping Xu, Zhi Qing Liu, Wensong Chen
-
Patent number: 6754480Abstract: A baseband analog circuit includes a demodulator to demodulate a received signal and to output a baseband analog signal, a low-pass filter to filter the demodulated baseband analog signal, and an impedance converter, provided between the demodulator and the low-pass filter, having lower output impedance than the output impedance of the demodulator.Type: GrantFiled: April 20, 2000Date of Patent: June 22, 2004Assignee: Alps Electric Co., Ltd.Inventor: Syuichi Tsuda
-
Patent number: 6747501Abstract: An integrated circuit that includes a signal pad, a clamping circuit including a first NMOS transistor having a drain, a source, a gate and a substrate, wherein the drain of the first NMOS transistor is coupled to the signal pad and the source of the first NMOS transistor is coupled to ground, and a control circuit coupled to the gate and substrate of the first NMOS transistor and the signal pad, the control circuit providing a first bias voltage signal to the gate and a second bias voltage signal to the substrate. The voltage level of the first bias voltage signal may be equal to, greater than, or less than the second bias voltage signal. By independently optimizing the trigger levels of the substrate and gate of the transistor in the clamping circuit, a robust ESD protection circuit can be obtained to suit the requirements of different process technologies.Type: GrantFiled: July 13, 2001Date of Patent: June 8, 2004Assignee: Industrial Technology Research InstituteInventors: Ming-Dou Ker, Kei-Kang Hung, Hsin-Chin Jiang
-
Patent number: 6741114Abstract: An apparatus for finely adjusting the input capacitance of a semiconductor device and a method of fabricating the apparatus are disclosed. The invention adjusts finely the input capacitance without increasing a layout area of the device by using a capacitor constructed with a poly layer/device isolation layer/P-type substrate. The poly layer is formed on an unnecessary space provided by the device isolation layer under an input pad.Type: GrantFiled: December 10, 2001Date of Patent: May 25, 2004Assignee: Hynix Semiconductor Inc.Inventor: Taek Seung Kim
-
Patent number: 6738415Abstract: A bi-directional communication system and transceiver configuration are described, which employ a bi-directional reference to account for both common-mode and differential noise introduced at either end of a bi-directional communication channel. Some implementations exploit the techniques described in a bi-directional chip-to-chip communication scheme. In some implementations, the advantages of bi-directional reference techniques described herein are obtained while pre-distortion of transmitted signals is employed to compensate for intersymbol interference (ISI) in a communications channel.Type: GrantFiled: March 22, 2001Date of Patent: May 18, 2004Assignee: Sun Microsystems, Inc.Inventors: Robert J. Drost, Robert J. Bosnyak
-
Patent number: 6734711Abstract: An input transition stabilizer circuit, adapted to stabilize an input transition of a signal appearing at the input of an input circuit, the input transition stabilizer circuit includes a resistor having a first terminal connected to the input of the input circuit;, and a capacitor. A first MOS device is connected by a source and a drain between a second terminal of the resistor and a first terminal of the capacitor, while a second MOS device is connected by a source and a drain between a second terminal of the capacitor and ground. A delay circuit is adapted to provide a signal to a gate of the first MOS device and a gate of the second MOS device corresponding to a signal at the input of the input circuit, but delayed by a first predetermined interval. In some embodiments the delay circuit is provided in two parts, with the signal provided to the first MOS device being delayed by a further amount, as compared with the signal provided to the second MOS device.Type: GrantFiled: April 1, 2003Date of Patent: May 11, 2004Assignee: Texas Instruments IncorporatedInventor: Eugene B. Hinterscher
-
Patent number: 6714061Abstract: A circuit for reducing leakage current in an ESD overvoltage protection circuit is described. Specifically, the circuit uses a semiconductor controlled rectifier or a semiconductor controlled switch to minimize the leakage.Type: GrantFiled: July 17, 2002Date of Patent: March 30, 2004Assignee: Intel CorporationInventor: Scott Hareland
-
Patent number: 6710725Abstract: Transient signals resulting from format changes in a signal processing circuit that cause audible popping and clicking noises are simply and efficiently eliminated by disabling handling of data samples during changes between data formats. The transient signals are eliminated in a signal processor circuit that includes a buffer for storing digital data samples and a circuit for eliminating format-dependent transients in a signal processor connected to the buffer. The digital data samples are selectively formatted in a plurality of data formats. The circuit for eliminating format-dependent transients includes a sample formatter connected to the buffer that receives digital data samples from the buffer and selectively modifies the digital data samples from a first data format to a second data format of the plurality of data formats.Type: GrantFiled: April 12, 1999Date of Patent: March 23, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Martin P. Soques
-
Patent number: 6710630Abstract: A 256 Meg dynamic random access memory is comprised of a plurality of cells organized into individual arrays, with the arrays being organized into 32 Meg array blocks, which are organized into 64 Meg quadrants. Sense amplifiers are positioned between adjacent rows in the individual arrays while row decoders are positioned between adjacent columns in the individual arrays. In certain of the gap cells, multiplexers are provided to transfer signals from I/O lines to data lines. A datapath is provided which, in addition to the foregoing, includes array I/O blocks, responsive to the datalines from each quadrant to output data to a data read mux, data buffers, and data driver pads. The write data path includes a data in buffer and data write muxes for providing data to the array I/O blocks. A power bus is provided which minimizes routing of externally supplied voltages, completely rings each of the array blocks, and provides gridded power distribution within each of the array blocks.Type: GrantFiled: July 11, 2001Date of Patent: March 23, 2004Assignee: Micron Technology, Inc.Inventors: Brent Keeth, Layne G. Bunker