Using Field-effect Transistor Patents (Class 327/543)
-
Patent number: 12227090Abstract: While a voltage at a gate of one of a pair of series connected switches of a phase leg is greater than a threshold value, circuitry generates a signal with a logical value that precludes a gate driver corresponding to a gate of the other of the pair of series connected switches from driving the gate of the other of the pair of series connected switches.Type: GrantFiled: December 8, 2022Date of Patent: February 18, 2025Assignee: FORD GLOBAL TECHNOLOGIES, LLCInventors: Baoming Ge, Lihua Chen, Serdar Hakki Yonak
-
Patent number: 12204354Abstract: An example cascode voltage regulator circuit includes a first transistor coupled to an input voltage terminal and configured as a source follower to provide an output voltage at a source terminal, a second transistor coupled in series between the source terminal of the first transistor and an output terminal, the second transistor configured as a current limiter, and a current mirror coupled between respective first and second control terminals of the first and second transistors, the current mirror configured to receive a first current indicative of a source follower current flowing through the first transistor and to turn off the second transistor by coupling the first and second control terminals together responsive to the source follower current exceeding a threshold. In an example, the first transistor is a drain-extended NMOS device and the second transistor is a drain-extended PMOS device.Type: GrantFiled: April 24, 2023Date of Patent: January 21, 2025Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Bradford Hunter
-
Patent number: 12204353Abstract: A soft start module includes a power component, a current sensing component, a reference voltage generating circuit, and a constant current control circuit. The power component has a first terminal connected to a first node, a second terminal connected to an Output node, and a third terminal connected to a third node. The current sensing component has a fourth terminal connected to an input node and a fifth terminal connected to the first node. The reference voltage generating circuit has a seventh terminal connected to a fourth node and an eighth terminal connected to a ground node. The constant current control circuit has a ninth terminal connected directly or indirectly to the fifth terminal of the current sensing component, a tenth terminal connected the fourth node, and an eleventh terminal connected to the third node.Type: GrantFiled: October 5, 2022Date of Patent: January 21, 2025Assignee: Dartpoint Tech. Co., Ltd.Inventor: Chung-Hsin Hsieh
-
Patent number: 12184174Abstract: Circuits and methods for selectable conversion ratio power converters that include low-dropout (LDO) power supplies adapted to select voltage inputs based on the selected conversion ratio while achieving high efficiency. The LDO power supplies limit current through power FETs of power converters, thereby mitigating or eliminating potentially damaging events. In some embodiments, first and second full gate-drive LDOs have “wired-OR” outputs which may power a target circuit such as a pre-driver (and optionally, a level-shifter) coupled to the gate of a power FET. In some embodiments, first and second reduced gate-drive LDOs have “wired-OR” outputs that may power a final driver coupled to the gate of a power FET. Some embodiments have dual full gate-drive LDOs that power a target circuit such as a pre-driver (and optionally, a level-shifter), while dual reduced gate-drive LDOs that power a final driver coupled to the gate of the power FET.Type: GrantFiled: October 5, 2022Date of Patent: December 31, 2024Assignee: Murata Manufacturing Co., Ltd.Inventors: Antony Christopher Routledge, Satish Kumar Vangara
-
Patent number: 12095452Abstract: A voltage fluctuation detection circuit includes: a source voltage decrease detection circuit configured to detect a decrease in voltage of a first power supply which outputs a first voltage and to output the result of detection as a voltage decrease detection signal using a second voltage which is lower than the voltage of the first power supply; an erroneous detection prevention circuit configured to detect an increase in voltage of the first power supply and to output the result of detection as a voltage increase detection signal using the second voltage; and a transistor configured to mask outputting of the voltage decrease detection signal in a period in which the increase in voltage of the first power supply is being detected based on the voltage increase detection signal.Type: GrantFiled: March 17, 2023Date of Patent: September 17, 2024Assignee: ABLIC Inc.Inventors: Tomoki Hikichi, Takahiro Ito
-
Patent number: 12093066Abstract: Provided is a highly versatile and reliable power supply device (power supply ASIC) that can support electronic devices with a wide range of drive currents while suppressing a cost increase, and an electronic control device using the same. An electronic control device includes: a first power supply circuit that outputs a first voltage; a second power supply circuit that generates a second voltage from the first voltage; and a first MOSFET arranged independently of the first power supply circuit and the second power supply circuit. The second power supply circuit includes: a reference power supply that outputs a reference voltage; an amplifier that amplifies the reference voltage; a second MOSFET connected in parallel with the first MOSFET; a voltage detection unit that detects a voltage value of a gate terminal of the first MOSFET; and a switching unit that connects an output from the amplifier to either the gate terminal of the first MOSFET or a gate terminal of the second MOSFET.Type: GrantFiled: September 19, 2019Date of Patent: September 17, 2024Assignee: Hitachi Astemo, Ltd.Inventors: Masahiro Doi, Yuri Ohara, Takeo Yamashita
-
Patent number: 12085971Abstract: The present disclosure provides an electronic circuit having one reference current terminal arranged to connect to a reference current generator, an MOS current mirror stage, an MOS push-pull amplifier stage operatively coupled to the current mirror stage and the current mode amplifier stage.Type: GrantFiled: August 9, 2022Date of Patent: September 10, 2024Assignee: Morse Micro Pty. LTD.Inventors: Hiroyuki Kimura, Yuanyuan Yang
-
Patent number: 12055565Abstract: A power MOSFET drain-source on resistance (Rdson) compensation device comprises circuitry configured to receive an input signal proportional to a voltage drop across a power MOSFET, a temperature dependent information and a gate-source voltage dependent information. The circuitry includes control logic and a first linear discrete voltage divider, wherein the first linear discrete voltage divider is configured to output a compensated voltage based on an at least one compensating control signal from the control logic that is based on at least one of the temperature dependent information or gate-source voltage dependent information.Type: GrantFiled: November 22, 2022Date of Patent: August 6, 2024Assignee: ALPHA AND OMEGA SEMICONDUCTOR INTERNATIONAL LPInventor: Gilbert S. Z. Lee
-
Patent number: 12044583Abstract: A digital temperature sensor circuit is disclosed. The digital temperature sensor circuit includes a proportional to the absolute temperature (PTAT) current source, generating a PTAT current proportional to absolute temperature; a sigma-delta modulation module, including an integrator, an analog-to-digital conversion unit, and a feedback digital-to-analog conversion unit; the integrator converts the PTAT current into temperature voltage; the analog-to-digital conversion unit compares the temperature voltage with a band gap reference voltage to generate a digital modulation signal with a duty ratio proportional to the temperature; the feedback digital-to-analog conversion unit adjusts the voltage input by the analog-to-digital conversion unit and controls the charging and discharging speed of the integrator; a digital filter, quantizing the digital modulation signal into a digital signal, and outputting the digital signal.Type: GrantFiled: September 11, 2017Date of Patent: July 23, 2024Assignee: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Rongbin Hu, Jian'an Wang, Dongbing Fu, Guangbing Chen, Zhengping Zhang, Hequan Jiang, Gangyi Hu
-
Patent number: 12038773Abstract: A voltage reference includes a first current source and a flipped gate transistor coupled in series between an operating voltage node and a negative supply voltage node, a first transistor and a second current source coupled in series between the operating voltage node and the negative supply voltage node, and an output node between the first transistor and the second current source. A gate of the first transistor is coupled to a gate of the flipped gate transistor, the output node is configured to output a reference voltage, the first current source is configured to provide a first current to the flipped gate transistor, the second current source is configured to provide a second current to the first transistor, the second current being less than the first current, and the first transistor has a size greater than a size of the flipped gate transistor.Type: GrantFiled: July 8, 2021Date of Patent: July 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alex Kalnitsky
-
Patent number: 12034369Abstract: A power supply circuit includes: an output terminal for supplying power for a semiconductor device at the terminal; a control circuit configured to control a power level of the supplied power based on a control signal; and an input for receiving one or more timing signals, wherein the power supply circuit is configured to derive an indication for a scheduled change of a load current of the supplied power using the one or more timing signals. The power supply circuit is configured to adapt the control signal based on the indication for the scheduled change of the load current.Type: GrantFiled: August 17, 2021Date of Patent: July 9, 2024Assignee: Infineon Technologies AGInventors: Lars Toennes Jakobsen, Ljudmil Anastasov
-
Patent number: 12021544Abstract: Disclosed are an analog-to-digital conversion circuit, an analog-to-digital conversion device, and a digital x-ray imaging system. The analog-to-digital conversion circuit includes a first reference voltage source, a second reference voltage source, a first analog-to-digital converter connected to the first reference voltage source, a second analog-to-digital converter connected to the second reference voltage source, a connecting circuit connected to the first analog-to-digital converter and the second analog-to-digital converter, respectively, and a current source having negative temperature coefficient configured to be connected to the first reference voltage source and the second reference voltage source, respectively.Type: GrantFiled: March 3, 2022Date of Patent: June 25, 2024Assignee: Shanghai United Imaging Microelectronics Technology Co., Ltd.Inventors: Rong Wu, Jieyou Zhao, Haichao Zhang
-
Patent number: 12007826Abstract: Described is a controller that provides in-situ state retention using a closed loop global retention clamp. The controller addresses di/dt and reliability constraints using an adaptive scheme where steps with smaller current are quickly changed whereas steps with larger current are changed slowly. The loop controller of a voltage regulator is modified for controlling not only retention Vmin during a low power state (e.g., C1LP), but also to control fast wake up the low power state (e.g., from C1LP and from C6).Type: GrantFiled: December 19, 2020Date of Patent: June 11, 2024Assignee: Intel CorporationInventors: Charles Augustine, Pascal Meinerzhagen, Suyoung Bang, Abdullah Afzal, Karthik Subramanian, Muhammad Khellah, Arvind Raman
-
Patent number: 11949416Abstract: The present disclosure relates to a composite logic gate circuit, including: a simple logic gate circuit including a first logic gate circuit and an inverter circuit, a first PMOS transistor, and a first NMOS transistor. The first logic gate circuit is configured to receive a first input signal and a second input signal, and to output a first output signal. The inverter circuit includes a second PMOS transistor and a second NMOS transistor. A source of the second PMOS transistor is coupled to a power input terminal, a drain is coupled to a drain of the second NMOS transistor, and a gate is configured to receive the first output signal. A source of the second NMOS transistor is coupled to a ground terminal, and a gate is configured to receive the first output signal. A source of the first PMOS transistor is coupled to the drain of the second PMOS transistor, a drain is coupled to a drain of the first NMOS transistor, and a gate is configured to receive a third input signal.Type: GrantFiled: January 12, 2022Date of Patent: April 2, 2024Assignee: SHENZHEN MICROBT ELECTRONICS TECHNOLOGY CO., LTD.Inventors: Weixin Kong, Dong Yu, Wenbo Tian, Zhijun Fan, Zuoxing Yang
-
Patent number: 11900855Abstract: A display apparatus and a compensation circuit are provided. The display apparatus includes a display screen, a sound reproduction device and a power supply circuit. The power supply circuit includes a rectifier circuit and a compensation circuit. The rectifier circuit is used to convert an alternating current to a direct current. The compensation circuit is used to compensate for a parasitic signal of a synchronous rectification MOSFET in the rectifier circuit, thereby reducing heat generated by the MOSFET.Type: GrantFiled: April 22, 2022Date of Patent: February 13, 2024Assignee: HISENSE VISUAL TECHNOLOGY CO., LTD.Inventor: Zhenhua Pang
-
Patent number: 11868150Abstract: The present invention discloses a power supply stabilizing circuit having noise suppressing mechanism configured to drive a voltage-control oscillating circuit that includes a current-adjusting N-type transistor including a drain, a source and a gate and an adjusting voltage generation circuit. The drain receives a first operation voltage. The source generates a power signal to the voltage control oscillator circuit. The gate receives an adjusting voltage. The adjusting voltage generation circuit operates according to a second operation voltage higher than the first operation voltage and receives a reference voltage that is a division of the first operation voltage to generate the adjusting voltage. The adjusting voltage is a sum of the reference voltage and a threshold voltage of the current-adjusting N-type transistor such that the current-adjusting N-type transistor operates in a saturation region to keep a current variation amount of the power signal smaller than a predetermined value.Type: GrantFiled: June 23, 2022Date of Patent: January 9, 2024Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Hsi-En Liu
-
Patent number: 11862076Abstract: Disclosed is a light-emitting diode display module, including a first light-emitting diode, a second light-emitting diode, a third light-emitting diode, a scan block, a voltage conversion block, a first sink block, and a second sink block. An operating voltage of the first light-emitting diode is lower than that of the second and third light-emitting diodes. The voltage conversion block provides an auxiliary power supply voltage based on a high power supply voltage and a low power supply voltage. The first light-emitting diode is coupled between the scan block and the first sink block receiving the high power supply voltage and the auxiliary power supply voltage. The second light-emitting diode and the third light-emitting diode are coupled between the scan block and the second sink block receiving the high power supply voltage and the low power supply voltage.Type: GrantFiled: February 21, 2023Date of Patent: January 2, 2024Assignee: AUO CorporationInventors: Chung-Hsien Hsu, Chi-Yu Geng, Shu-Hao Chang, Hung-Chi Wang, Ming-Hung Tu, Ya-Fang Chen, Chih-Hsiang Yang
-
Patent number: 11852544Abstract: Embodiments of the present disclosure provide a temperature sensor that may be integrated into a memory device along with a 1T1C reference voltage generator to enable the 1T1C reference voltage generator to provide a temperature dependent 1T1C reference voltage to a memory core (e.g., F-RAM memory core) of the memory device. The temperature sensor may detect a temperature of the memory core, and output this information (e.g., as a trim) for use by the 1T1C reference voltage generator in providing a temperature dependent 1T1C reference voltage. In this way, both the P-term and U-term margins of the memory core may be maintained even as a temperature of the memory core increases.Type: GrantFiled: March 31, 2021Date of Patent: December 26, 2023Assignee: Infineon Technologies LLCInventors: Srikanth Machavolu, Sheshadri Sohani, Kapil Jain, Alan D. DeVilbiss
-
Patent number: 11847991Abstract: There is provided a voltage supply circuit, in which a signal output end of a power management integrated circuit, a signal input end of a transmission branch, and a signal input end of a voltage reduction branch are coupled to a first node; a signal output end of transmission branch and a signal output end of the voltage reduction branch are coupled to a second node; the power management integrated circuit supplies an initial voltage to the first node; the transmission branch is coupled to a control signal terminal, and switch between a conducting state and a cutoff state in response to control of a control signal, and write the initial voltage into the second node in the conducting state; and the voltage reduction branch performs voltage reduction on the initial voltage at the first node to obtain a reduced voltage to be written into the second node.Type: GrantFiled: May 11, 2021Date of Patent: December 19, 2023Assignees: Hefei BOE Display Technology Co., Ltd., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Yunyun Liang, Liugang Zhou, Ke Dai, Liu He, Jianwei Sun, Jun Wang, Qing Li, Yu Quan
-
Patent number: 11824549Abstract: A reference voltage buffer circuit is provided, which could improve the reliability of the reference voltage buffer circuit, including: at least one output branch, where each output branch includes a delay control branch, a first MOSFET, and a second MOSFET; and a feedback branch, where in a first time period, the feedback branch is configured to output a first voltage to the delay control branch, and the delay control branch is configured to control the first MOSFET and the second MOSFET to be turned on, such that a source of the first MOSFET continuously outputs a reference voltage; and in a second time period, a voltage output from the feedback branch to the delay control branch is 0, the delay control branch is configured to control the second MOSFET to be turned off before the first MOSFET is turned off.Type: GrantFiled: October 5, 2021Date of Patent: November 21, 2023Assignee: SHENZHEN GOODIX TECHNOLOGY CO., LTD.Inventors: Junxi Chen, Zhengfeng Wang
-
Patent number: 11815534Abstract: This invention relates to current sensing, in particular for a signal processing circuit (500) for outputting an output signal (Sout) based on an input signal (Sin). An output stage (101) includes an output transistor (102) driven, in use, by a drive signal. A current monitor (501) is configured to monitor, in use, a first current through the output transistor, wherein the current monitor comprises a current sensor (105) having a sense transistor (106) configured to be driven based on the drive signal so as to generate a sense current related to the first current. A compensation controller (301) receives an indication of signal level of the input signal and controllably varies operation of the current monitor (501) so as to at least partially compensate for signal-dependent variation in a relationship between the first current and the first sense current.Type: GrantFiled: February 23, 2022Date of Patent: November 14, 2023Assignee: Cirrus Logic Inc.Inventors: Tahir Rashid, Mehul Mistry
-
Patent number: 11809207Abstract: The disclosure provides a temperature compensation circuit that generates a temperature-compensated current and an integrated semiconductor circuit using the temperature compensation circuit. The temperature compensation circuit includes: a first PTAT current source which has a first emitter area ratio and generates a first current, the first current having a first temperature coefficient proportional to the absolute temperature; a second PTAT current source which has a second emitter area ratio and generates a second current, the second current having a second temperature coefficient proportional to the absolute temperature; an adjustment circuit which adjusts the current generated by the first PTAT current source; and a differential circuit which outputs the difference between the current adjusted by the adjustment circuit and the current generated by the second PTAT current source.Type: GrantFiled: August 5, 2022Date of Patent: November 7, 2023Assignee: Winbond Electronics Corp.Inventors: Masafumi Nakatani, Kimihisa Hiraga
-
Patent number: 11809206Abstract: An example apparatus includes: a compensation circuit including: a current compensation output, a first transistor with a first current terminal and a first control terminal, the first current terminal coupled to the current compensation output, and a resistor ladder with a tap terminal coupled to the first control terminal, a current mirror circuit having a mirror input and a mirror output, the mirror input coupled to the current compensation output, and a rectification circuit having an input coupled to the mirror output.Type: GrantFiled: August 26, 2021Date of Patent: November 7, 2023Assignee: Texas Instruments IncorporatedInventors: Kishalay Datta, Anant Shankar Kamath, Kumar Anurag Shrivastava, Swaminathan Sankaran
-
Patent number: 11804841Abstract: An interface circuit includes: a buffer circuit configured to receive an input signal and to generate an output signal having a delay time, the delay time being determined based on a current level of a bias current and a voltage level of a power supply voltage; and a bias generation circuit configured to vary a voltage level of a bias control voltage so that the delay time is constant by compensating for a change in the voltage level of the power supply voltage, the bias generation circuit being further configured to provide the bias control voltage to the buffer circuit.Type: GrantFiled: January 5, 2022Date of Patent: October 31, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jaemin Choi, Yonghun Kim, Jinhyeok Baek, Yoochang Sung, Changsik Yoo, Jeongdon Ihm
-
Patent number: 11804255Abstract: A memory device includes a voltage generator configured to generate a reference voltage for transmission to at least one component of the memory device. The voltage generator includes a first input to receive a first signal having a first voltage value. The voltage generator also includes a second input to receive a second signal having a second voltage value. The voltage generator further includes a first circuit configured to generate third voltage and a second circuit coupled to the first circuit to receive the third voltage value, wherein the second circuit receives the first signal and the second signal and is configured to utilize the third voltage value to facilitate comparison of the first voltage value and the second voltage value to generate an output voltage.Type: GrantFiled: August 4, 2021Date of Patent: October 31, 2023Assignee: Micron Technology, Inc.Inventors: Zhi Qi Huang, Wei Lu Chu
-
Patent number: 11799483Abstract: A cell logic structure for a battery-indifferent or pure energy harvesting multi-mode system, a battery-indifferent or pure energy harvesting multi-mode system, a method of operating a cell logic structure for a battery-indifferent or pure energy harvesting multi-mode system, and a method of operating battery-indifferent or pure energy harvesting multi-mode system.Type: GrantFiled: November 1, 2021Date of Patent: October 24, 2023Assignee: NATIONAL UNIVERSTY OF SINGAPOREInventors: Longyang Lin, Saurabh Jain, Massimo Alioto
-
Patent number: 11789065Abstract: This disclosure relates to systems and methods for current source temperature compensation for use during cryogenic electronic testing. A temperature compensation circuit can provide a temperature compensation signal to a current source circuit configured to provide an electrical current for testing a cryogenic device under test to compensate for temperature effects on the current source circuit based on a time constant adjustment signal. The time constant adjustment signal can adjust a time constant of the temperature compensation circuit to delay by a given amount of time that the temperature compensation circuit compensates for the temperature effects on the current source circuit. A controller can be configured to execute a temperature compensation method to provide the time constant adjustment signal based on at least one temperature signal characterizing a temperature of an environment that includes the current source circuit or a temperature of the current source circuit.Type: GrantFiled: June 2, 2022Date of Patent: October 17, 2023Assignee: NORTHROP GRUMMAN SYSTEMS CORPORATIONInventors: Scott F. Allwine, Sunny Bagga, Brian J. Cadwell, Shaun Mark Goodwin
-
Patent number: 11726510Abstract: Systems and methods as described herein may take a variety of forms. In an example, a circuit includes a first voltage stepdown module and a second voltage stepdown module. The first voltage stepdown module has a supply voltage and a first reference voltage as inputs, and an intermediate stepped down voltage as an output, the intermediate stepped down voltage being electrically coupled to a feedback input of the first voltage stepdown module. The second voltage stepdown module includes a low-dropout voltage regulator having the intermediate stepped down voltage and a second reference voltage as inputs and a target voltage as an output.Type: GrantFiled: August 27, 2021Date of Patent: August 15, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Bindu Madhavi Kasina, Szu-Chun Tsao, Jaw-Juinn Horng
-
Patent number: 11688434Abstract: An internal voltage generation circuit may include: a voltage comparison circuit configured to generate a control voltage by comparing a reference voltage and an internal voltage which is fed back thereto; a voltage driving circuit configured to generate an internal voltage based on the control voltage; and a drivability control circuit configured to control the voltage level of the control voltage based on an enable signal which is activated during an active operation, in order to control drivability of the voltage driving circuit.Type: GrantFiled: January 8, 2021Date of Patent: June 27, 2023Assignee: SK hynix Inc.Inventor: Young Jin Moon
-
Patent number: 11632110Abstract: A high-speed circuit with a high-voltage (HV) driver circuit. The high-speed circuit has a driver circuit and a level shifter. The driver circuit includes HV components which are operated in an HV domain. The level shifter includes low-voltage (LV) components which are operated in an LV domain. The level shifter translates signals from the LV domain to the HV domain to generate control signals for the driver circuit. The high-speed circuit may include a protection voltage generator converting a power supply voltage and a power ground voltage to generate a first direct-current bias voltage (VBP) and a second direct-current bias voltage (VBN) to bias the LV components of the level shifter. The LV components of the level shifter include input transistors and protection transistors. Gate voltages of the protection transistors may be tied to VBP or VBN.Type: GrantFiled: July 2, 2021Date of Patent: April 18, 2023Assignee: MEDIATEK INC.Inventors: Chun-Chia Chen, Yao-Tsung Hsieh, Jian-Feng Shiu, Chao-An Chen
-
Patent number: 11632079Abstract: An oscillating circuit comprises a constant voltage supply circuit, a constant current supply circuit and an oscillating circuit; the constant voltage supply circuit is configured to output constant voltage; the constant current supply circuit is configured to output constant current; and the oscillating circuit is connected to the constant voltage supply circuit and the constant current supply circuit, and is configured to generate an oscillating signal with a preset frequency according to the constant voltage and the constant current.Type: GrantFiled: September 20, 2021Date of Patent: April 18, 2023Assignee: CHANGXIN MEMORY TECHNOLOGIES, INC.Inventors: Rumin Ji, Haining Xu
-
Patent number: 11609591Abstract: The present invention discloses a reference circuit with temperature compensation, which is characterized in that a current output circuit is designed to receive a reference voltage from a bias voltage generation circuit, generate two reference currents with opposite temperature variation characteristics, and then merge them into a compensated current with temperature compensation. In addition, a voltage output circuit is designed to receive a reference voltage from a bias voltage generation circuit, which includes several field-effect transistors operating in saturation regions, and a precision voltage increases with threshold voltages of the field-effect transistors to compensate for the temperature variation. Resistors can be incorporated or sizes of the field effect transistors can be changed to adjust the output current, output voltage or the temperature variation characteristics.Type: GrantFiled: February 10, 2021Date of Patent: March 21, 2023Assignee: Hycon Technology Corp.Inventor: Chun-Yao Lu
-
Patent number: 11605406Abstract: A sense amplifying device includes a bit line bias voltage adjuster and a sense amplifying circuit. The bit line bias voltage adjuster receives a power voltage to be an operation voltage. The bit line bias voltage adjuster includes a first amplifier, a first transistor and a first current source. The first amplifier, based on the power voltage, generates an adjusted reference bit line voltage according to a reference bit line voltage and a feedback voltage. The first transistor receives the adjusted reference bit line voltage and generates the feedback voltage, wherein the first transistor is a native transistor. The sense amplifying circuit receives the power voltage to be the operation voltage, and generates a sensing result according to the adjusted reference bit line voltage.Type: GrantFiled: July 30, 2021Date of Patent: March 14, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Yen-Ning Chiang, Shang-Chi Yang
-
Patent number: 11567522Abstract: Disclosed is a voltage reference buffer circuit including a first, second, third, and fourth bias generators and a first, second, third, and fourth driving components. The first, second, third, and fourth bias generators generate bias voltages to control the first, second, third, and fourth driving components respectively. The first, second, third, and fourth driving components are coupled in sequence, wherein the first and second driving components are different types of transistors and jointly output a first reference voltage, the third and fourth driving components are different types of transistors and jointly output a second reference voltage, and the group of the first and second driving components is separated from the group of the third and fourth driving components by a resistance load.Type: GrantFiled: August 18, 2021Date of Patent: January 31, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Che-Wei Chang, Kai-Yin Liu, Liang-Huan Lei, Shih-Hsiung Huang
-
Patent number: 11526189Abstract: A voltage reduction circuit for a bandgap reference voltage circuit is provided, and the voltage reduction circuit includes a first transistor, a current mirror circuit, a voltage dividing circuit, an output resistor, and a fourth transistor. The first transistor receives an initial bandgap reference voltage from the bandgap reference voltage circuit. The voltage dividing circuit has a voltage dividing node for outputting a first dividing voltage. The fourth transistor receives the first divided voltage. The current mirror circuit forms a first current on the voltage dividing circuit through the first transistor, and mirrors the first current to the output resistor to form a second current. The voltage dividing circuit and the output resistor each have a first temperature characteristic, the first transistor and the fourth transistor each have a second temperature characteristic, thereby generating, a reference voltage independent of temperature and lower than the initial bandgap reference voltage.Type: GrantFiled: May 31, 2021Date of Patent: December 13, 2022Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Han-Hsiang Huang
-
Patent number: 11521660Abstract: An integrated circuit includes a driving circuit and an enable control circuit. The driving circuit is configured to perform a setup operation based on a first driving current and perform a preset operation, using different driving currents, based on a first enable signal and a second enable signal. The enable control circuit is configured to generate the first and second enable signals.Type: GrantFiled: August 31, 2021Date of Patent: December 6, 2022Assignee: SK hynix Inc.Inventor: Dong Heon Lee
-
Patent number: 11513549Abstract: An activation circuit which can realize both of area reduction and current consumption reduction by more preferred embodiments. The activation circuit has an N-type MOS transistor having a gate terminal connected to a ground and having a threshold voltage in a vicinity of 0 V and a resistor interposed between a source terminal of the MOS transistor and a ground, wherein an electric potential of a drain terminal of the MOS transistor is controlled depending on a first signal output from a device serving as a drive target, and transmission of a second signal for activating the device is controlled depending on the electric potential of the drain terminal.Type: GrantFiled: January 30, 2019Date of Patent: November 29, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Hiroyuki Watanabe
-
Patent number: 11323113Abstract: A current flow control device includes a plurality of semiconductor switches disposed between a power source and a load and that are connected in parallel with each other, and the current flow control device being configured to control the flow of current between the power source and the load by turning on and off the semiconductor switches. The plurality of semiconductor switches include a first and a second semiconductor switch. The current flow control device includes a driving circuit configured to apply, to the first semiconductor switch, a voltage that is higher than a voltage output from the power source, to turn on the first semiconductor switch, a switch control unit configured to turn on the second semiconductor switch, and a resistor that is connected in series with a terminal on the power source side of the second semiconductor switch, the resistor lowering a voltage applied to the terminal.Type: GrantFiled: August 23, 2018Date of Patent: May 3, 2022Assignees: AutoNetworks Technologies, Ltd., Sumitomo Wiring Systems, Ltd., Sumitomo Electric Industries, Ltd.Inventor: Hideo Morioka
-
Patent number: 11276780Abstract: A semiconductor device includes a semiconductor body that includes a surface and a first region and a second region formed in the semiconductor body, where a channel region is located between the first region and the second region, and where the second region includes a sub-region that includes a blanket dopant; a first conductive contact on the surface of the semiconductor body above the first region; a semiconductor-on-insulator (SOI) at a bottom of the first region; and a pocket channel dopant (PCD) formed in the channel, where a first portion of the PCD is adjacent to a first portion of the SOI; and a second conductive contact on a bottom portion of the sub-region, where a first portion of the second conductive contact is adjacent to a second portion of the SOI, and a second portion of the second conductive contact is adjacent to a second portion of the PCD.Type: GrantFiled: June 29, 2018Date of Patent: March 15, 2022Assignee: Intel CorporationInventors: Rishabh Mehandru, Tahir Ghani, Stephen Cea
-
Patent number: 11271548Abstract: A starting circuit capable of further reducing an influence of a variation in the threshold voltage of a transistor is proposed. The starting circuit includes an N-type first MOS transistor whose threshold voltage is near 0 V, a resistor interposed between a source terminal of the first MOS transistor and a ground, and a control circuit controlling a gate voltage of the first MOS transistor. An amount of first current transmitted to a device to be driven and starting the device is controlled according to the control of the gate voltage.Type: GrantFiled: February 22, 2019Date of Patent: March 8, 2022Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventor: Hiroyuki Watanabe
-
Patent number: 11251759Abstract: An apparatus has four transistors. The first and third transistors each have a gate coupled to a first input terminal and second input terminal respectively, a source coupled to a current source and to a first terminal of a bias voltage source, and a substrate coupled to a second terminal of the bias voltage source. The second and fourth transistors each have a gate coupled to the first input terminal and the second input terminal respectively, a source coupled to the drain of the first and third transistors respectively, a drain coupled to a lower voltage supply and a substrate coupled to its source. The bias voltage source increases the threshold voltages of the first and third transistors above the second and fourth transistors, respectively. This ensures that the first and third transistors turn on after the second and fourth transistors, respectively.Type: GrantFiled: January 30, 2020Date of Patent: February 15, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Vadim Valerievich Ivanov, Srinivas Kumar Pulijala
-
Patent number: 11239656Abstract: Methods, apparatus, systems and articles of manufacture are disclosed for current sensing and current limiting. An example apparatus includes a first main transistor including a first main transistor gate terminal coupled between an output terminal and an intermediate node; a second main transistor including a second main transistor gate terminal coupled between the intermediate node and a ground terminal; a first amplifier including a first amplifier output coupled to the first main transistor gate terminal; a second amplifier including a second amplifier output coupled to the second main transistor gate terminal; and a third amplifier including a third amplifier inverting input coupled to the intermediate node, a third amplifier non-inverting input coupled to a sense transistor, and a third amplifier output coupled to a third gate terminal of a third transistor.Type: GrantFiled: July 19, 2019Date of Patent: February 1, 2022Assignee: TEXAS INSTRUMENTS INCORPORATEDInventor: Roy Alan Hastings
-
Patent number: 11196422Abstract: A cell logic structure for a battery-indifferent or pure energy harvesting multi-mode system, a battery-indifferent or pure energy harvesting multi-mode system, a method of operating a cell logic structure for a battery-indifferent or pure energy harvesting multi-mode system, and a method of operating battery-indifferent or pure energy harvesting multi-mode system.Type: GrantFiled: February 8, 2019Date of Patent: December 7, 2021Assignee: NATIONAL UNIVERSITY OF SINGAPOREInventors: Longyang Lin, Saurabh Jain, Massimo Alioto
-
Patent number: 11158360Abstract: A memory device including a voltage boosting circuit, a switching circuit and a word line driving circuit is provided. The voltage boosting circuit is activated in a sleep mode. The voltage boosting circuit, based on an activation signal, performs a voltage boosting operation on a power voltage of a power voltage rail to generate a boosting voltage and transmit the boosting voltage to a control voltage rail. The switching circuit is turned on or cut-off according to a first mode selection signal. The word line driving circuit generates a plurality of word line signals according to the boosting voltage in the sleep mode; in addition, the word line driving circuit generates the word line signals according to the power voltage in a normal mode.Type: GrantFiled: October 15, 2020Date of Patent: October 26, 2021Assignee: DigWise Technology Corporation, LTDInventors: Shih-Hao Chen, Wen-Pin Hsieh
-
Patent number: 11126249Abstract: Disclosed are devices, systems, and methods for the use of memory including a data table configured to store a plurality of elements, wherein the plurality of elements are arranged into a plurality of buckets and each of the plurality of buckets comprising a plurality of entries. A first power domain can be associated with an entry of each bucket or with a first bucket. A second power domain can be associated with a second entry of each bucket or a second bucket. Processing logic can be configured to search for a particular value stored in an element of the plurality of elements by selecting buckets of the plurality of buckets and selecting at least one entry of each of the buckets. A programmable register can be used to select a powered state of the second power domain based on a configuration of the programmable register.Type: GrantFiled: February 16, 2018Date of Patent: September 21, 2021Assignee: Amazon Technologies, Inc.Inventors: Kari Ann O'Brien, Bijendra Singh, Thomas A. Volpe
-
Patent number: 11068007Abstract: A voltage reference includes a flipped gate transistor coupled between a first node configured to carry an operating voltage and a second node configured to carry a negative supply voltage. A first transistor and a second transistor are coupled in series between the first node and the second node, a gate of the first transistor is coupled with a gate of the flipped gate transistor, and a gate of the second transistor is configured to receive the negative supply voltage. An output node between the first transistor and the second transistor is configured to output a reference voltage, and a current source coupled between the output node and the second node is configured to supply a current through the first transistor based on a current through the flipped gate transistor.Type: GrantFiled: October 31, 2018Date of Patent: July 20, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Mohammad Al-Shyoukh, Alex Kalnitsky
-
Patent number: 11029718Abstract: An apparatus is provided which includes: a first supply node; a second supply node; a first transistor coupled to the first supply node, the first transistor is to provide a first current which is complementary to absolute temperature (CTAT); a second transistor coupled to the first supply node, the second transistor is to provide a second current which is proportional to absolute temperature (PTAT); a resistive device coupled in series at a node with the first and second transistors, and coupled to the second supply node, wherein the node is to sum the CTAT and the PTAT currents.Type: GrantFiled: September 29, 2017Date of Patent: June 8, 2021Assignee: Intel CorporationInventor: Matthias Eberlein
-
Patent number: 10971941Abstract: A charging circuit for an electrical energy storage system having electrical energy storage units. The charging circuit includes a first input and a second input for electrically connecting to an energy source, a first output and a second output, and first pole connections and second pole connections. The pole connections are connected in an electrically conductive manner to corresponding pole connections of the electrical energy storage units. In addition, the charging circuit includes first switches, second switches, and third switches.Type: GrantFiled: December 6, 2016Date of Patent: April 6, 2021Assignee: Robert Bosch GmbHInventor: Berengar Krieg
-
Patent number: 10886267Abstract: The reference voltage generation device includes a constant current circuit which includes a first MOS transistor, and a voltage generation circuit which includes a second MOS transistor. The first MOS transistor includes a gate electrode, a source region, a drain region, and a channel impurity region which have a first conductivity type and has a first channel size. The second MOS transistor includes a gate electrode of a second conductivity type, and a source region, a drain region, and a channel impurity region which have the first conductivity type and has a second channel size different from the first channel size. The channel impurity regions have different impurity concentrations.Type: GrantFiled: January 4, 2019Date of Patent: January 5, 2021Assignee: ABLIC INC.Inventor: Hideo Yoshino
-
Patent number: 10879801Abstract: A power converter can include: first and second terminals; N A-type switching power stage circuits, each having a first energy storage element, where N is a positive integer, a first terminal of a first A-type switching power stage circuit in the N A-type switching power stage circuits is coupled to the first terminal of the power converter, and a second terminal of each of the N A-type switching power stage circuits is coupled to the second terminal of the power converter; one B-type switching power stage circuit; and N second energy storage elements, each being coupled to one of the N A-type switching power stage circuits, and the B-type switching power stage circuit is coupled between a terminal of one of the N second energy storage elements corresponding to the B-type switching power stage circuit and the second terminal of the power converter.Type: GrantFiled: June 3, 2019Date of Patent: December 29, 2020Assignee: Silergy Semiconductor Technology (Hangzhou) LTDInventors: Wang Zhang, Chen Zhao