With Bootstrap Circuit Patents (Class 327/589)
-
Patent number: 8179191Abstract: A conventional circuit requires a booster circuit for generating a voltage higher than an external power supply voltage, thus low power consumption is difficult to be achieved. In addition, a display device incorporating the aforementioned conventional switching element for booster circuit has problems in that the current load is increased and the power supply becomes unstable with a higher output current.Type: GrantFiled: February 17, 2011Date of Patent: May 15, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 8138820Abstract: A distributed charge pump system uses a delay element and frequency dividers to generate out of phase pump clock signals that drive different charge pumps, to offset peak current clock edges for each charge pump and thereby reduce overall peak power. Clock signal division and phase offset may be extended to multiple levels for further smoothing of the pump clock signal transitions. A dual frequency divider may be used which receives the clock signal and its complement, and generates two divided signals that are 90° out of phase. In an illustrative embodiment the clock generator comprises a variable-frequency clock source, and a voltage regulator senses an output voltage of the charge pumps, generates a reference voltage based on a currently selected frequency of the variable-frequency clock source, and temporarily disables the charge pumps (by turning off local pump clocks) when the output voltage is greater than the reference voltage.Type: GrantFiled: May 5, 2011Date of Patent: March 20, 2012Assignee: International Business Machines CorporationInventors: Fadi H. Gebara, Jente B. Kuang, Abraham Mathews
-
Patent number: 8130026Abstract: A booster circuit includes a pump circuit having a plurality of charge pump circuits for outputting a boosted voltage to a first output terminal. The booster circuit also includes a clock adjusting circuit that generates, from a first clock signal, a second clock signal for operating the charge pump circuits. A pump controlling circuit outputs the first clock signal for operating the pump circuit. A first comparator outputs a first output signal. A second comparator outputs a second output signal. A third comparator outputs a third output signal. A gradient of the boosted voltage is decreased when the first output signal is output. A frequency of the first clock signal is reduced when the second output signal is output. The third output signal is output when the boosted voltage is higher than a set value of the boosted voltage.Type: GrantFiled: February 22, 2011Date of Patent: March 6, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Maejima
-
Patent number: 8115518Abstract: An integrated circuit allows for the correction of distortion at an input of a sampling network. The integrated circuit contains a first bootstrap circuit to drive a sampling network transistor and a second bootstrap circuit to separate the back-gate terminal of the transistor from a voltage input by a resistance inserted in series. The presence of the inserted resistance counteracts the effect of the nonlinear back-gate capacitance on the distortion at the input.Type: GrantFiled: August 16, 2010Date of Patent: February 14, 2012Assignee: Analog Devices, Inc.Inventor: Ahmed Mohamed Abdelatty Ali
-
Patent number: 8098089Abstract: A voltage booster for generating a boosted voltage, including a charge pump adapted to generate the boosted voltage starting from a supply voltage by a transfer of electric charge controlled by at least one oscillating signal having an oscillation frequency; an oscillator for providing the oscillating signal; and a regulation circuit arranged to receive and perform a comparison of a voltage related to the boosted voltage and a reference voltage, and adapted to provide at least one regulation signal indicative of a result of said comparison, wherein said regulation signal is fed to the oscillator to control said oscillation frequency. The regulation circuit is adapted to cause the at least one regulation signal take one among a plurality of discrete values, depending on the result of the comparison, so that the oscillation frequency of the at least one periodical signal accordingly can take one among a plurality of discrete oscillation frequency values.Type: GrantFiled: July 28, 2006Date of Patent: January 17, 2012Assignee: STMicroelectronics S.r.l.Inventors: Davide Bitonti, Andrea Castaldo, Angela Foschini
-
Patent number: 8076912Abstract: A first pump circuit generates a first voltage for decreasing the distance between primary electrodes. The first voltage is limited to a predetermined limit by a first limiter circuit. A second pump circuit generates a second voltage for keeping the distance between the primary electrodes constant. A third pump circuit generates the second voltage and has a supplying capacity smaller than the first one. The second voltage is limited by second and third limiter circuits. A ripple capacitor is charged up to the second voltage by the second pump circuit and the second limiter circuit within a period of time the first voltage is being generated. When a supplying voltage of the first pump circuit reaches to the first voltage, and a deformation stops, the second voltage is supplied by the third pump circuit and the third limiter circuit instead of the second pump circuit and the second limiter circuit.Type: GrantFiled: September 8, 2008Date of Patent: December 13, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Atsushi Suzuki
-
Patent number: 8076966Abstract: An analog switch circuit that includes a first field-effect transistor, a source of which is coupled to a first switch terminal, and a drain of which is coupled to a second switch terminal; a first capacitance storing electric charge; a second capacitance storing electric charge; a first switch circuit that couples the first capacitance between a direct current voltage node and a reference potential node; a second switch circuit that couples the first capacitance and the second capacitance in parallel; and a third switch circuit that couples the second capacitance between a gate and the source of the first field-effect transistor.Type: GrantFiled: February 23, 2010Date of Patent: December 13, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Minoru Hosoda, Mitsuo Kitamura
-
Patent number: 8044705Abstract: Techniques of operating a charge pump are described. The charge pump is connectable to receive a clock signal and a regulating voltage and provide an output voltage. The charge pump can have one or multiple stages, each of the stages will include a capacitor. During the charging phase, the regulating voltage is used to regulate the potential of the capacitor's bottom plate. During the boosting phase, the capacitor's top plate is connected to supply the output for the stage and the bottom plate is connected to receive the stage's input. Each stage will also have a set of switching elements, allowing the capacitor to be alternately connected in the charging and boosting phases. For the first stage, the input is derived from the clock signal, and for any subsequent stages, the input will be the output of the preceding stage. The last stage provides the output voltage of the pump.Type: GrantFiled: August 28, 2007Date of Patent: October 25, 2011Assignee: SanDisk Technologies Inc.Inventors: Prajit Nandi, Sridhar Yadala
-
Patent number: 8035442Abstract: A semiconductor device including a pumping capacitor for inducing a high voltage, a switching circuit for transferring the high voltage induced by the pumping capacitor and a switching control circuit for controlling the switching circuit, wherein the switching control circuit includes a first capacitor for inducing a switching control voltage to a first node in response to an oscillation signal, a first switching MOS transistor for transferring the switching control voltage applied to the first node to a second node, and a first turn-on controller for maintaining the first switching MOS transistor to be turned on, and allowing a voltage below a predetermined voltage difference to be applied between the first node and a gate of the first switching MOS transistor.Type: GrantFiled: December 27, 2006Date of Patent: October 11, 2011Assignee: Hynix Semiconductor, Inc.Inventor: Ji-Hyun Kim
-
Patent number: 8022746Abstract: The invention relates to an apparatus and method for driving high-side switching devices in an H-Bridge circuit. The apparatus includes first and second N-Channel high-side switching devices. Each of the high-side switching devices is associated with, and is selectively driven by, a driver circuit. Each of the driver circuits is associated with, and is powered from, a bootstrap capacitor. The apparatus further includes a cross-couple circuit that is arranged to charge each of the bootstrap capacitors based, at least in part, on whether the low-side switching device that is associated with the other bootstrap capacitor is open or closed.Type: GrantFiled: February 7, 2008Date of Patent: September 20, 2011Assignee: National Semiconductor CorporationInventors: Barry Signoretti, David I. Anderson, Jianhui Zhang
-
Patent number: 8014226Abstract: An integrated circuit memory 2 incorporates a first array of bit cells 4 and a second array of bit cells 6 with word line driver circuitry 8 disposed therebetween. Word line helper circuitry 18, 20 is disposed at the opposite edges of the array 4, 6 to the word line driver circuitry 8. The helper circuitry is responsive to the word line signal on a word line 12 being driven towards an asserted value to switch on and further drive the word line signal towards the asserted value. The helper circuitry is switched off by a global reset signal, which may be a self-timed global reset signal.Type: GrantFiled: December 22, 2009Date of Patent: September 6, 2011Assignee: ARM LimitedInventors: Gus Yeung, Amarnath Shanmugam, Yew Keong Chong, Jacek Wiatrowski
-
Patent number: 7986172Abstract: A switching circuit includes first and second transistors, and a driver circuit. The first transistor has a first current electrode coupled to a first power supply voltage terminal, a second current electrode, and a control electrode. The second transistor has a first current electrode coupled to the second current electrode of the first transistor, a second current electrode coupled to a second power supply voltage terminal, and a control electrode. The driver circuit has an input for receiving an input signal, and an output coupled to the control electrode of the first transistor. The driver circuit precharges the control electrode of the first transistor to a first predetermined voltage, and in response to the input signal transitioning from a first logic state to a second logic state, the driver circuit provides a second predetermined voltage to the control electrode of the first transistor to cause the first transistor to be conductive.Type: GrantFiled: August 31, 2009Date of Patent: July 26, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Thierry Sicard
-
Patent number: 7973564Abstract: A high load driving device is disclosed. The driving device comprises an inverter receiving a digital voltage. The inverter reverses the digital voltage, and then sends out it. The output terminal of the inverter is coupled to a capacitor, a first P-type field-effect transistor (FET), a second P-type FET, a first N-type FET, and a third N-type FET. A push-up circuit is composed of these transistors and a second N-type FET and coupled to a P-type push-up FET. A load is coupled to a high voltage through the P-type push-up FET. When the digital voltage rises from a low level to a high level, the push-up circuit utilizes the original voltage drop of the capacitor to control the P-type push-up FET, whereby the gate voltage of the P-type push-up FET is at a low stabilization voltage that is lower than the ground potential. Then, the load is driven rapidly.Type: GrantFiled: September 2, 2010Date of Patent: July 5, 2011Assignee: National Chiao Tung UniversityInventors: Ching-Te Chuang, Chien-Yu Lu
-
Patent number: 7952419Abstract: A bootstrapped switch circuit can include a switch transistor, having a drain configured as an input terminal to receive an input signal, and a voltage-controlled voltage source, configured to provide predetermined constant voltages between a gate and a source of the switch transistor in response to a control signal received at a control terminal. The predetermined constant voltages can include a first predetermined constant voltage to turn on the switch transistor and pass the input signal to the source and a second predetermined constant voltage to turn off the switch transistor. The first and second predetermined constant voltages can be independent of the magnitude of a signal passed to the source of the switch transistor based on the input signal at the drain.Type: GrantFiled: November 16, 2009Date of Patent: May 31, 2011Assignee: Analog Devices, Inc.Inventor: Christian Steffen Birk
-
Patent number: 7902905Abstract: A voltage supply circuit includes a booster circuit and a ripple filter circuit. The ripple filter circuit has a first resistor connected to a first output terminal at one end thereof. The ripple filter circuit also has a first switch circuit connected between the other end of the first resistor and a second output terminal. In addition, the ripple filter circuit has a second switch circuit connected between the first output terminal of the booster circuit and the first switch circuit.Type: GrantFiled: December 23, 2009Date of Patent: March 8, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Maejima
-
Patent number: 7893753Abstract: A conventional circuit requires a booster circuit for generating a voltage higher than an external power supply voltage, thus low power consumption is difficult to be achieved. In addition, a display device incorporating the aforementioned conventional switching element for booster circuit has problems in that the current load is increased and the power supply becomes unstable with a higher output current.Type: GrantFiled: May 20, 2010Date of Patent: February 22, 2011Assignee: Semiconductor Energy laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 7863943Abstract: In embodiments of the present invention a device, circuit, and method are described for sampling input signal voltages, which may include voltages below a negative supply voltage for the device or circuit, without requiring static current from the input. Various embodiments of the invention obviate the requirement of an external negative supply voltage or attenuation resistors to allow sampling between a positive and negative voltage range. These embodiments result in a lower power sampling solution as well as simplifying any driver circuitry required by the sampler. The embodiments of the invention may be applied to sampling processes within analog-to-digital converters and may also be applicable to various other types of circuits in which a sampling input having input voltages that are lower than its negative supply voltage.Type: GrantFiled: September 29, 2008Date of Patent: January 4, 2011Assignee: Maxim Integrated Products, Inc.Inventors: David Maes, Bharath Mandyam
-
Patent number: 7826238Abstract: A power control system (25) uses two separate currents to control a startup operation of the power control system (25). The two currents are shunted to ground to inhibit operation of the power control system (25) and one of the two currents is disabled to minimize power dissipation. The two independently controlled currents are generated by a multiple output current high voltage device (12) responsively to two separate control signals (23,24).Type: GrantFiled: April 16, 2007Date of Patent: November 2, 2010Assignee: Semiconductor Components Industries, LLCInventors: Josef Halamik, Jefferson W. Hall
-
Patent number: 7821866Abstract: The invention has a bootstrapped high voltage pass gate transistor that couples the low voltage sense amplifier to the bitlines. Since the pass gate transistor is bootstrapped its gate floats to the high voltage of the power supply (VCC) plus a delta voltage. This overdrives the pass gate transistor and allows it to pass signals between the sense amplifier and the bitlines with low impedance. This results in good sense differential margins and fast read speeds. The circuit has a pass gate control circuit that places a negative high voltage signal on the gate of the pass gate during non-volatile write operations. This causes the pass gate to isolate the low voltage circuit from the high voltage circuits during this operation. Finally, the circuit is smaller than earlier column multiplexer circuits.Type: GrantFiled: November 14, 2007Date of Patent: October 26, 2010Assignee: Cypress Semiconductor CorporationInventors: Vijay Kumar Srinivasa Raghavan, Ryan Hirose
-
Publication number: 20100214011Abstract: Provided is a boosting circuit which avoids a malfunction of a peripheral circuit to be connected to the boosting circuit. The boosting circuit includes: a first discharge circuit for discharging a voltage of a first output terminal when a boosting unit stops a boosting operation; and a second discharge circuit for discharging a voltage of a second output terminal. The second discharge circuit discharges the voltage of the second output terminal to a potential of the first output terminal when a difference voltage between the voltage of the second output terminal and the voltage of the first output terminal is equal to or lower than a predetermined voltage.Type: ApplicationFiled: February 17, 2010Publication date: August 26, 2010Inventors: Ayaka Otani, Tomohiro Oka
-
Patent number: 7760560Abstract: A high-voltage switch circuit includes an enable control circuit, a feedback circuit, a boosting circuit, and a high voltage switch. The enable control circuit precharges an output node to a set voltage in response to an enable signal. The feedback circuit supplies a feedback voltage to an input node in response to a switch control voltage generated from the output node when the output node is precharged. The boosting circuit boosts the feedback voltage and outputs a boosting voltage to the output node, in response to clock signals, thereby increasing the switch control voltage. The high voltage switch is turned on or off in response to the switch control voltage, and is turned on to receive a high voltage and output the received high voltage. The boosting circuit includes an amplification circuit of a cross-coupled type.Type: GrantFiled: May 7, 2009Date of Patent: July 20, 2010Assignee: Hynix Semiconductor Inc.Inventor: Seok Joo Lee
-
Patent number: 7746153Abstract: A circuit for recovering charge at the gate of an output transistor arranged to drive the output of a switching circuit such as a switching regulator or controller. A substantial portion of the charge for each switching cycle is recovered under a wide range of load conditions for the switching circuit, e.g., no load, partial load, or full load. Also, charge recovery operates effectively with a switching circuit that is arranged to switch in a synchronous or asynchronous manner. Additionally, if the output voltage of a switching circuit is 12 or more volts, the amount of charge that can be saved can be relatively substantial.Type: GrantFiled: November 9, 2007Date of Patent: June 29, 2010Assignee: National Semiconductor CorporationInventor: David James Megaw
-
Patent number: 7741901Abstract: For charging a bootstrap capacitor in a voltage converter, a circuit is provided for wider bandwidth to eliminate the feedback stability issue and pin out for compensation circuit. A pair of transistors are connected in series between a power input and the bootstrap capacitor, the first transistor is switched synchronously with a low-side transistor of the voltage converter, and a comparator compares a feedback voltage drawn from a feedback node between the pair of transistors with a reference voltage, to control the second transistor to determine to charge the bootstrap capacitor.Type: GrantFiled: February 5, 2008Date of Patent: June 22, 2010Assignee: Richtek Technology Corp.Inventors: Sao-Hung Lu, Isaac Y. Chen
-
Patent number: 7737773Abstract: A bootstrap circuit for a step-down chopper regulator IC includes an LDMOS transistor having a gate and a source connected to output terminals of a constant voltage circuit and a drain connected to a leader terminal of a boot voltage, and a bootstrap control circuit that performs control of turning on and off the LDMOS transistor so as to support high-speed oscillation without requiring expensive process and realize a stable step-down chopping action with a wide input voltage range.Type: GrantFiled: August 30, 2007Date of Patent: June 15, 2010Assignee: Sharp Kabushiki KaishaInventors: Atsushi Kanamori, Hirohisa Warita, Tadamasa Kimura
-
Patent number: 7724074Abstract: A conventional circuit requires a booster circuit for generating a voltage higher than an external power supply voltage, thus low power consumption is difficult to be achieved. In addition, a display device incorporating the aforementioned conventional switching element for booster circuit has problems in that the current load is increased and the power supply becomes unstable with a higher output current.Type: GrantFiled: September 24, 2008Date of Patent: May 25, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Publication number: 20100123512Abstract: Provided is a booster circuit capable of shortening a boost rise time. A PMOS transistor is provided, as a switch circuit for controlling an operation of the booster circuit, between a boosted voltage output terminal and a voltage divider circuit in the booster circuit, and the PMOS transistor has a gate connected to a power supply terminal and a source and a back gate connected to the boosted voltage output terminal. Therefore, the PMOS transistor is turned off immediately after a start of a boosting operation, and hence an inverting input terminal of a comparator circuit is pulled down. Accordingly, the comparator circuit outputs a boosting operation signal, and the booster circuit immediately starts the boosting operation, with the result that the boost rise time may be shortened.Type: ApplicationFiled: November 17, 2009Publication date: May 20, 2010Inventors: Yasushi Imai, Tomohiro Oka
-
Patent number: 7710194Abstract: A voltage pumping device for generating a high voltage that is a boosted voltage is disclosed. The voltage pumping device includes an oscillator for generating a first pulse signal or second pulse signal in response to a control signal, and a high voltage pump for pumping a high voltage of a constant level in response to the first pulse signal or second pulse signal.Type: GrantFiled: June 15, 2007Date of Patent: May 4, 2010Assignee: Hynix Semiconductor Inc.Inventor: Dong Keum Kang
-
Patent number: 7679341Abstract: A switching regulator integrated circuit (IC) is disclosed that includes a switch circuit that further includes a first switch and a second switch, a mode selector circuit controlled by external circuitry to select between a first mode and a second mode, and a control circuit. In response to a feedback signal from the switch circuit, when the first mode is selected, the control circuit toggles the first switch and the second switch ON and OFF alternately at a fixed first frequency. When a second mode is selected, the control circuit causes the second switch to turn OFF completely and the first switch to switch ON and OFF at a variable second frequency.Type: GrantFiled: December 12, 2007Date of Patent: March 16, 2010Assignee: Monolithic Power Systems, Inc.Inventor: Wei Chen
-
Patent number: 7671660Abstract: A logic assembly (400) is composed from circuit elements of a single threshold and single conductivity type and comprises a logic circuitry (410) having at least a set of switches each having a main current path and a control terminal. The main current path forms a series arrangement having first and second conducting terminals coupled to power supply lines. The main current paths being coupled to a common node that forms an output of logic assembly (400). The control terminals of said switches being coupled to clock circuitry for providing mutually non-overlapping clock signals to said control terminal. The logic assembly further comprises an output boosting circuit (420) for boosting the output of said logic assembly (400) including a capacitive means (421) for enabling supply of additional charge to the output of said logic assembly (400).Type: GrantFiled: September 14, 2006Date of Patent: March 2, 2010Assignee: NXP B.V.Inventors: Victor Martinus Gerardus Van Acht, Nicolaas Lambert, Andrei Mijiritskii, Pierre Hermanus Woerlee
-
Publication number: 20090309651Abstract: A booster circuit includes a first booster unit configured to boost a power supply voltage to a predetermined voltage value, a transfer gate transistor transferring the voltage received from the first booster unit to an output terminal, a switching transistor connected between an input terminal receiving the voltage from the first booster unit and a gate electrode of the transfer gate transistor, and a second booster unit configured to boost a voltage applied to a gate electrode of the switching transistor. The second booster unit includes an NMOS booster transistor. A drain electrode of the booster transistor is connected to the output terminal, a source terminal of the booster transistor is connected to a terminal to which a boosted voltage is to be applied, and a gate electrode of the booster transistor is connected to a booster capacitor.Type: ApplicationFiled: June 12, 2009Publication date: December 17, 2009Applicant: Kabushiki Kaisha ToshibaInventor: Atsushi Suzuki
-
Publication number: 20090309650Abstract: A booster circuit includes a first capacitance device and a switch which makes a first node and a one end of the first capacitance device conductive or non-conductive in response to a first control signal. The booster circuit applies a voltage, which is applied to the first node, to the one end of the first capacitance device and charges the first capacitance device according to the voltage applied to the first node and a potential of the one end of the first capacitance device is boosted in response to a second control signal thereafter, where the second control signal is applied to an other end of the charged first capacitance device.Type: ApplicationFiled: May 7, 2009Publication date: December 17, 2009Applicant: NEC Electronics CorporationInventors: Yuji Fujita, Yuri Honda
-
Publication number: 20090290677Abstract: Disclosed is a shift register which includes first transistor connected between a first clock signal terminal and an output terminal, a second transistor with a gate connected to an input terminal and a source connected to a gate of the first transistor, a third transistor with a gate connected to a second clock signal terminal, an inverter with an input connected to the input terminal, a fourth transistor cascode connected to the third transistor with a gate connected to an output of the inverter, a fifth transistor connected between the gate of the first transistor and a power supply terminal, a sixth transistor connected between the fourth transistor and the power supply terminal with a gate connected to the input terminal, and a seventh transistor connected between the output terminal and the power supply terminal, the fifth and seventh transistors having gates connected in common to a connection node of the fourth and the sixth transistors.Type: ApplicationFiled: May 22, 2009Publication date: November 26, 2009Applicant: NEC LCD Technologies, Ltd.Inventors: Tomohiko Otose, Masamichi Shimoda
-
Patent number: 7592831Abstract: A circuit for optimizing charging of a bootstrap capacitor connected to a high side floating supply voltage at a first terminal and to a switched node voltage at a second terminal, the circuit for optimizing being included in a gate driver circuit having high- and low-side driver circuits for driving high- and low-side switches connected at the switched node in a half bridge to provide current to a load, the high-side driver circuit receiving a first control voltage referenced to a first level and the low-side driver circuit receiving a second control voltage referenced to a second level, the bootstrap capacitor providing the high-side floating supply voltage for the high-side driver circuit, the optimizing circuit comprising a bootstrap diode emulator circuit comprising a bootstrap diode emulator driver circuit driving a first switch, the first switch connected between the first terminal of the bootstrap capacitor and a supply voltage for the low side driver circuit; and a phase sense comparator circuit respType: GrantFiled: May 20, 2008Date of Patent: September 22, 2009Assignee: International Rectifier CorporationInventors: Christian Locatelli, Marco Giandalia
-
Patent number: 7545685Abstract: A high-voltage switch circuit includes an enable control circuit, a feedback circuit, a boosting circuit, and a high voltage switch. The enable control circuit precharges an output node to a set voltage in response to an enable signal. The feedback circuit supplies a feedback voltage to an input node in response to a switch control voltage generated from the output node when the output node is precharged. The boosting circuit boosts the feedback voltage and outputs a boosting voltage to the output node, in response to clock signals, thereby increasing the switch control voltage. The high voltage switch is turned on or off in response to the switch control voltage, and is turned on to receive a high voltage and output the received high voltage. The boosting circuit includes an amplification circuit of a cross-coupled type.Type: GrantFiled: June 30, 2006Date of Patent: June 9, 2009Assignee: Hynix Semiconductor Inc.Inventor: Seok Joo Lee
-
Patent number: 7518352Abstract: A clamping circuit of a DC/DC regulator includes a reference current generator to generate a reference current. The reference current can be based upon a specified maximum voltage across a bootstrap capacitor of the DC/DC regulator. The clamping circuit also includes a current generator that generates a current based on the voltage across the bootstrap capacitor. The current generated by the current generator is compared to the generated reference current. Based on the comparison, the voltage across the bootstrap capacitor is regulated. By regulating the voltage across the bootstrap capacitor based on current, rather than based directly on the voltage across the capacitor, the design of the clamping circuit is simplified compared to voltage-based implementations.Type: GrantFiled: May 11, 2007Date of Patent: April 14, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Jader Alves De Lima Filho, Richard Titov Lara Saez, Wallace Alane Pimenta
-
Patent number: 7495501Abstract: A conventional charge pump circuit requires a step-up circuit or the like for turning on or off a transistor. Therefore, it has a problem of an increase in circuit scale, which leads to increases in circuit area and power consumption. One feature is to provide a charge pump circuit including a first transistor, a switch, a first capacitor, a second capacitor, and an inverter, in which one electrode of the first transistor is connected to a first potential, an output side of the inverter is connected to the other electrode of the first transistor and one side of the switch through the first capacitor, the other side of the switch is connected to a second potential through the second capacitor.Type: GrantFiled: December 22, 2006Date of Patent: February 24, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Tomoyuki Iwabuchi, Tatsuro Ueno
-
Patent number: 7477096Abstract: A radiation tolerant high-power DC/DC converter is disclosed. The converter does not incorporate radiation-hardened parts, but instead uses p-channel FET switches that have a negative gate threshold voltage. With exposure to radiation, the gate threshold voltage decreases, becoming more negative. Thus, the gate is still controllable.Type: GrantFiled: September 7, 2004Date of Patent: January 13, 2009Inventor: Steven E. Summer
-
Patent number: 7471135Abstract: A multiplexer circuit provided herein includes a plurality of pass devices coupled in parallel between a power supply and a ground supply. According to one embodiment, each pass device may include a first pair of transistors, which is coupled in series between the power supply and the ground supply, and a second pair of transistors, which is coupled to the first pair of transistors for controlling a current passed there through. In general, the second pair of transistors may be configured for increasing the amount of current passed through the first pair of transistors. For example, the second pair of transistors may utilize a bootstrapping effect to increase a pair of control voltages supplied to the gate terminals of the first pair of transistors. The increased control voltages function to over-drive the gate terminals of the first pair of transistors, thereby increasing the amount of current passed there through.Type: GrantFiled: December 5, 2006Date of Patent: December 30, 2008Assignee: Cypress Semiconductor Corp.Inventors: Vijay Kumar Srinivasa Raghavan, Ryan Tasuo Hirose
-
Patent number: 7468622Abstract: An integrated circuit having a bootstrap charger for using in a switching mode power supply is disclosed. In one embodiment, a capacitor is connected between a floating terminal and a bootstrap supply terminal with a voltage drop over the capacitor, a comparing device with a first input terminal receiving a fraction of the voltage drop, a second input terminal receiving a reference, and an output terminal providing a control signal, and a charge circuit configured to charge the capacitor dependent on the control signal.Type: GrantFiled: January 25, 2007Date of Patent: December 23, 2008Assignee: Infineon Technologies AGInventors: Emanuele Bodano, Christian Garbossa, Marco Flaibani
-
Patent number: 7466168Abstract: A floating gate drive circuit is revealed that provides boot strap gate drive energy for floating switches with reference terminals that swing between two non-zero dc voltages.Type: GrantFiled: February 1, 2007Date of Patent: December 16, 2008Inventor: Ernest Henry Wittenbreder, Jr.
-
Patent number: 7449944Abstract: An internal voltage generator includes a high efficient charge pump. The internal voltage generator includes an oscillation signal generator for receiving a reference voltage and a pumping voltage to thereby output an oscillation signal, a pump control logic for outputting a pumping control signal and a precharge signal in response to the oscillation signal, and a charge pump for precharging the pair of bootstrapping node by connecting the pair of bootstrapping node in response to the precharge signal to thereby generate the pumping voltage of a predetermined level after precharging the pair of bootstrapping node into a level of the power supply voltage and charge sharing the pair of bootstrapping node and the pumping voltage in response to the precharge signal. Herein, the pumping control signal controls a pumping operation and the precharge signal precharges a pair of bootstrapping node for generating the pumping voltage by pumping a power supply voltage.Type: GrantFiled: December 30, 2005Date of Patent: November 11, 2008Assignee: Hynix Semiconductor Inc.Inventors: Sang-Jin Byeon, Jae-Jin Lee
-
Publication number: 20080258808Abstract: A circuit for optimizing charging of a bootstrap capacitor connected to a high side floating supply voltage at a first terminal and to a switched node voltage at a second terminal, the circuit for optimizing being included in a gate driver circuit having high- and low-side driver circuits for driving high- and low-side switches connected at the switched node in a half bridge to provide current to a load, the high-side driver circuit receiving a first control voltage referenced to a first level and the low-side driver circuit receiving a second control voltage referenced to a second level, the bootstrap capacitor providing the high-side floating supply voltage for the high-side driver circuit, the optimizing circuit comprising a bootstrap diode emulator circuit comprising a bootstrap diode emulator driver circuit driving a first switch, the first switch connected between the first terminal of the bootstrap capacitor and a supply voltage for the low side driver circuit; and a phase sense comparator circuit respType: ApplicationFiled: May 20, 2008Publication date: October 23, 2008Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventors: Christian Locatelli, Marco Giandalia
-
Patent number: 7432757Abstract: A conventional circuit requires a booster circuit for generating a voltage higher than an external power supply voltage, thus low power consumption is difficult to be achieved. In addition, a display device incorporating the aforementioned conventional switching element for booster circuit has problems in that the current load is increased and the power supply becomes unstable with a higher output current.Type: GrantFiled: July 27, 2007Date of Patent: October 7, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Publication number: 20080191798Abstract: A bootstrap voltage generating circuit includes a bias circuit having a first end coupled to a first power source node having an operation voltage, and a second end coupled to a low voltage reference potential, wherein a voltage at the first end is related to the operation voltage in a non-linear way; a charging capacitor having a first end coupled to the load circuit; a charging path between a second end of the charging capacitor and the first end of the bias circuit, wherein the charging path is responsive to a clock signal; a discharging path between the second end of the charging capacitor and the low voltage reference potential, wherein the discharging path is responsive to the clock signal; and a switch circuit connected to the first end of the charging capacitor for setting a voltage thereon, wherein the switch circuit is responsive to the clock signal.Type: ApplicationFiled: February 12, 2007Publication date: August 14, 2008Inventors: Shao-Yu Chou, Yen-Huei Chen, Jui-Jen Wu, Gary Chan
-
Patent number: 7385441Abstract: A buffer circuit has a first transistor and a second transistor in a cascode, and a buffer switch coupled from an output of the buffer to a gate of the second transistor. The buffer circuit is bootstrapped by a bootstrap capacitor, a diode circuit, and a bootstrap switch. The bootstrap capacitor is coupled from the output to the gate of the second transistor through the bootstrap switch. A potential difference is set up across the bootstrap capacitor through the diode circuit. When a low input is given to the buffer circuit, the second transistor turns off and the output goes to a high bias voltage through the first transistor. When a high input is given, the first transistor turns off, the second transistor turns on, and as the output goes low, the gate of the second transistor is bootstrapped to drop the output completely down to a low bias voltage.Type: GrantFiled: September 27, 2006Date of Patent: June 10, 2008Assignee: TPO Displays Corp.Inventor: Ping-Lin Liu
-
Patent number: 7385440Abstract: A bootstrapped circuit for sampling inputs with a signal range greater than supply voltage includes: a bootstrapped switch coupled between an input node and an output node; a first transistor coupled to a control node of the bootstrapped switch; a first capacitor having a first end coupled to the first transistor; a second transistor coupled between the first transistor and a supply node, and having a control node coupled to a first clock signal node; a third transistor coupled between the first transistor and the supply node; a charge pump having an output coupled to a control node of the third transistor; a level shifter coupled to a second end of the first capacitor; a fourth transistor coupled between the supply node and a control node of the first transistor; and a fifth transistor coupled between the control node of the fourth transistor and the output of the charge pump and, having a control node coupled to the supply node; wherein the second end of the first capacitor can be charged to an input voltagType: GrantFiled: November 16, 2005Date of Patent: June 10, 2008Assignee: Texas Instruments IncorporatedInventors: Devrim Y. Aksin, Mohammad A. Al-Shyoukh
-
Patent number: 7328690Abstract: The invention relates to a system and method for detecting a closing of a solenoid. The system includes a capacitive charge circuit electrically coupled to the solenoid. The capacitive charge circuit conditions the current flow through the solenoid to increase the current in response to the closing of the solenoid. The invention also relates to a system and method that includes detecting a current through the solenoid and determining a current slope characteristic. The current slope characteristic is a function of the current and time. The method also includes conditioning an electrical characteristic of the solenoid such that the conditioning is in response to a current slope parameter. The current slope parameter defines a change in the current after removal of an electrical charge to the solenoid.Type: GrantFiled: July 16, 2004Date of Patent: February 12, 2008Assignee: General Electric CompanyInventors: Ahmed Esa Sheikh, Suresh Baddam Reddy, Samraj Jabez Dhinagar, Bo Nilson Almstedt, Andreas Peterson, Thomas Dovheim, Lennart Rudander
-
Patent number: 7321258Abstract: A method of controlling the charge of the bootstrap capacitor during light load or no load conditions for a non-synchronous type of DC-DC converter consists of bootstrap capacitor voltage detector, light load detector and secondary switch controller. By turning on the secondary switch during the off-time of the power transistor when the bootstrap voltage is lower than the required value under light load condition, the bootstrap capacitor voltage will be able to charge back to the required value, yet minimizing the minimum current requirement for the DC-DC converter.Type: GrantFiled: July 29, 2005Date of Patent: January 22, 2008Assignees: Matsushita Electric Industrial Co., Ltd., Panasonic Semiconductor Asia Pte., Ltd.Inventors: Shiah Siew Wong, Guolei Yu
-
Patent number: 7282986Abstract: The present invention is related to a negative voltage generating circuit for reliably providing the semiconductor integrated circuit (IC) with a negative voltage. An electric charge pumping device generates a negative voltage by pumping an electric charge to a predetermined level supplied to one of a first node and a second node. A controlling device provides first and second pumping clock signal being clocked alternately every predetermined interval in response to a level of the negative voltage. A pumping controller controls an amount of electric charge supplied to the first node and the second node in response to the first and second pumping clock signals. Further, a reset controller resets the first node and the second node of the electric charge pumping means as the level of the negative voltage when the first and second pumping clock signals are inactivated.Type: GrantFiled: July 27, 2005Date of Patent: October 16, 2007Assignee: Hynix Semiconductor, Ltd.Inventors: Sang-Hee Kang, Jun-Gi Choi, Yong-Kyu Kim
-
Publication number: 20070236283Abstract: A circuit for optimizing charging of a bootstrap capacitor connected to a high side floating supply voltage at a first terminal and to a switched node voltage at a second terminal, the circuit for optimizing being included in a gate driver circuit having a high- and a low-side driver circuits for driving high- and low-side switches connected at a switched node in a half bridge to provide current to a load, the high-side driver circuit receiving a first control voltage referenced to a first level and a low-side driver circuit receiving a second control voltage referenced to a second level, the bootstrap capacitor providing supply voltage for the high-side driver circuit.Type: ApplicationFiled: April 5, 2007Publication date: October 11, 2007Applicant: INTERNATIONAL RECTIFIER CORPORATIONInventors: Christian Locatelli, Andrea Francesco Merello