Abstract: A voltage-to-current converting circuit, comprising: a direct current (DC) bias circuit, a first DC-blocking circuit, a second DC-blocking circuit, a first differential input pair and a second differential input pair; wherein the DC bias circuit is connected to the first and second DC-blocking circuits and configured to provide a bias voltage to the first and the second differential input pairs; wherein the first DC-blocking circuit is connected between the DC bias circuit and the first and second differential input pair and the second DC-blocking circuit is connected between the DC bias circuit and the first and second differential input pair; and wherein the first differential circuit is connected to the second differential circuit via two resistors.

Abstract: A low dropout amplifier may include an error amplifier having first and second inputs coupled to a reference signal and a feedback signal, respectively. The error amplifier may be configured to generate first and second error signals at first and second outputs, respectively, with the first and second error signals based upon a difference between the reference signal and the feedback signal. A sink stage may be coupled to the first output and configured to generate a sink current based upon the first error signal. A source stage may be coupled to the second output and configured to generate a source current based upon the second error signal. An output node may be coupled to receive the sink and source currents.

Abstract: A zero-crossing detection circuit includes a comparator and circuitry. The comparator produces an output signal that is indicative of zero-crossing events in an input Alternating Current (AC) waveform. The circuitry may be configured to feed the comparator with first and second rails voltages, and to progressively increase the rails voltages during time intervals derived from the input AC waveform, so as to feed the comparator with target values of the rails voltages in time-proximity to the zero-crossing events. The circuitry may be configured to compensate for an error in detecting the zero crossing events caused by differences in amplitude of the input AC waveform, by correcting the input AC waveform provided to the comparator. The circuitry may be configured to activate the comparator during time intervals preceding respective anticipated times of the zero-crossing events, and to deactivate the comparator at least once during time periods other than the time intervals.

Abstract: An amplifier including first, second, third, and fourth switches, each having first and second terminals. The first terminal of each switch communicates with a respective load. The second terminal of the first switch communicates with the second terminal of the second switch. The second terminal of the third switch communicates with the second terminal of the fourth switch. A first terminal of a first capacitance communicates with the second terminals of the first and second switches. A first terminal of a second capacitance communicates with the second terminals of the third and fourth switches. A first inductance communicates with second terminals of the first and second capacitances.

Abstract: Power amplifiers (PAs) using a Doherty or other power output level sensitive configuration have been employed for several years in telecommunications (as well as other applications) to take advantage of efficiency gains. For many of these applications, baseband signals are predistorted to compensate for nonlinearities in the PAs, but because there is a “switching event” in a Doherty-type amplifier (for example), the nonlinearities become dynamically varying. As a result, digital predistortion (DPD) becomes increasingly difficult to perform. Here, DPD modules are provided that adapt to changes in dynamically varying PAs based on a determination of the average power or other relevant metric prior to transmission.

Abstract: An amplifier including complementary push and pull components, a bias component and a quiescent current balancer. The complementary push and pull components are serially coupled to one another between an electrical source and sink to generate an output signal at a common output terminal responsive to the input signal source. The bias component is coupled between the input signal source and the complementary push-pull components to bias the input signal to the push component and the input signal to the pull component by discrete amounts which reduce cross-over clipping exhibited in the output signal. The quiescent current balancer is coupled to the output terminal to balance quiescent currents in the push and the pull component at discrete levels which equilibrate amplification levels of the input signal generated by the push component and the pull component in the output signal at the output terminal.

Abstract: A driving amplifier circuit includes: a first driver for sourcing a load current to a load; a second driver for sinking the load current from the load; a first operational amplifier (op-amp) for driving the first driver; a second operational amplifier for driving the second driver; a first bias circuit for biasing the first driver; a second bias circuit for biasing the second driver; an enabling circuit for enabling either the first bias circuit or the second bias circuit according to a control signal; a digital control circuit for monitoring currents of the first driver and the second driver to generate the control signal; and an offset equalization circuit, coupled between an internal node of the first operational amplifier and an internal node of the second operational amplifier, for adjusting DC offset of at least one of the first operational amplifier and the second operational amplifier.

Abstract: The present disclosure relates to a class AB amplifier output stage.

Abstract: A driving amplifier circuit includes: a first driver for souring a load current to a load; a second driver for sinking the load current from the load; a first operational amplifier (op-amp) coupled to a differential input signal for driving the first driver; a second operational amplifier coupled to the differential input signal for driving the second driver; a first bias circuit for biasing the first driver; a second bias circuit for biasing the second driver; an enabling circuit, coupled to the first bias circuit and the second bias circuit, for enabling either the first bias circuit or the second bias circuit according to a control signal; and a digital control circuit, coupled to the enabling circuit, for monitoring currents of the first driver and the second driver to generate the control signal.

Abstract: A driving amplifier circuit includes: a first driver for souring a load current to a load; a second driver for sinking the load current from the load; a first operational amplifier (op-amp) coupled to a differential input signal for driving the first driver; a second operational amplifier coupled to the differential input signal for driving the second driver; a first bias circuit for biasing the first driver; a second bias circuit for biasing the second driver; an enabling circuit, coupled to the first bias circuit and the second bias circuit, for enabling either the first bias circuit or the second bias circuit according to a control signal; and a digital control circuit, coupled to the enabling circuit, for monitoring currents of the first driver and the second driver to generate the control signal.

Abstract: A method and apparatus for correcting the delay between the phase and the envelope of a digital signal are described. In particular, the application of this correction in digital broadcasting transmitters is described. The present invention makes it possible to offer an alternative solution in which the use of the initial signal is not necessary. No temporal comparison with the initial signal is necessary. A subject of the invention is a method of correcting at least one parameter to be corrected pc of the envelope of a digital signal including the decomposition of the digital signal into an envelope signal and a phase signal and the determination of the corrector to be applied to the parameter of the envelope by searching for the minimum out-of-band noise powers of the signal.

Abstract: An integrated circuit radio transceiver and method therefor includes a linear regulator an output transistor for producing a current into an output node of the regulator wherein an amplification block is operable to produce a bias signal to a gate terminal of the output transistor to operably bias the output transistor to produce the current into the output node of the regulator. A current steering amplification block is operably disposed to steer current in/out of the gate of the output transistor (depending on device type) based upon the current being conducted through the output node of the regulator exceeding a specified threshold. The current steering amplification block further includes a current sinking element operably disposed to sink a specified amount of current to define the specified threshold.

Abstract: A transconductor including circuitry for automatically selecting a non-linear class A operation or a linear class AB operation based on an input signal to be processed to generate an output signal, and for automatically adjusting current from a power supply to a level needed for operation of the transconductor.

Abstract: A push-pull amplifier having low output impedance and low crossover distortion is provided. A least one of a current through a sourcing current path of an output stage and a current through a sinking current path of the output stage is determinative of a quiescent current control signal produced for controlling a quiescent current of the amplifier. The quiescent current is controlled by symmetrically controlling a bias voltage applied to a sourcing active output device and a bias voltage applied to a sinking active output device in response to the quiescent current control signal. An output stage sourcing control signal for controlling the sourcing active output device is referenced directly to a shared terminal of the sourcing active output device, and an output stage sinking control signal for controlling the sinking active output device is referenced directly to a shared terminal of the sinking active output device.

Abstract: In an operational amplifying circuit, the first transistor is configured to turn on and off according to an output signal outputted from the operational amplifier through the output terminal thereof. The second transistor is connected to the first transistor in series and configured to turn off and on reversely with the on and off operation of the first transistor on the output signal from the operational amplifier. The current control unit is electrically connected to the first and second transistors and configured to detect a current flowing in one of the first and second transistors. The current control circuit is configured to cause a current to flow into the control terminal of the one of the first and second transistors and to make other of the first and second transistors turn off.

Abstract: The present invention provides an ultra linear, high speed operational amplifier output stage (100). The advantages of the operational amplifier output stage disclosed is significantly higher linearity for the same supply current, or equivalent linearity using a lower supply current. The present invention achieves this using an pre-driver sub-stage (122) having a plurality of translinear loops so that there is no net signal loss to the final sub-stage (123). The output of the disclosed operational amplifier output stage takes the form; &dgr;Io≈&bgr;n*&bgr;p*&dgr;Iin. When used with a localized feedback circuitry, bandwidth is extended.

Abstract: An amplifier comprising a Low Noise Amplifier (LNA) to amplify a Radio Frequency (RF) signal. The LNA having a transconductance and including an input stage to receive the RF signal. The LNA again varying as a function of changes in conditions. A bias assembly to generate a bias current to bias the LNA input stage. The bias assembly configured to reduce variation of the LNA gain to changes in conditions.

Abstract: An improvement in a buffer for driving a signal onto a power line is described. The buffer includes a second order filter. With the improvement, the collector-to-emitter potential of an emitter follower is maintained constant to substantially reduce the distortion associated with base-collector capacitance.

Abstract: The disclosure describes a current feedback amplifier that contains an additional pair of emitter follower transistors connected between inputs of current mirrors, with a capacitor connected to the common emitters of the emitter follower transistors to reduce discontinuities in the output current provided from the current mirrors. The capacitor is used to turn on the non-dominant current mirror prior to the time it is required to dominate the output. In this manner, glitches introduced due to delays in a current mirror switching from an off state to an on state are significantly reduced.

Abstract: The present invention provides technical advantages as a class AB output driver (400) with minimal cross-over distortion. If the differential input to the driver is I+&dgr;I/2 and I−&dgr;I/2, then the current gain is the average of &bgr;n and &bgr;p, more specifically, (&bgr;n−&bgr;p)*I+((&bgr;n+&bgr;p)/2)* &dgr;I. The offset current (&bgr;n−&bgr;p)*I is taken out with a feedback loop.

Abstract: Transimpedance amplifiers are provided that generate low-distortion output voltage signals with simple, inexpensive structures that are compatible with integrated-circuit fabrication processes. The amplifiers include a current processor and a complementary output stage. The processor provides in-phase upper and lower current signals in response to a differential input current signal and differentially alters respective first and second amplitudes of these signals in response to a common-mode input current signal. The complementary output stage has upper and lower transistors that provide the output voltage signal in respective response to the upper and lower current signals and with distortion that is reduced by the altered first and second amplitudes.

Abstract: A class ‘AB’ amplifier output stage has an active current bias source that provides base drive current to the output transistors that is proportional to the signal input voltage level. The output transistor currents are modulated with the input signal such that the quiescent supply current is reduced to a very small level.

Abstract: A method for adjusting the output response of a complementary bipolar operational amplifier includes: providing a first bipolar transistor 14; providing a second bipolar transistor 16 coupled to the first bipolar transistor 14; providing a first current source 26 coupled to a base of the first bipolar transistor 14; providing a second current source 28 coupled to a base of the second bipolar transistor 16; providing a third bipolar transistor 10 coupled to the base of the first bipolar transistor 14; providing a fourth bipolar transistor 12 coupled to the base of the second bipolar transistor 16; providing a first resistor 20 coupled between a base of the third transistor 10 and a common node; providing a second resistor 18 coupled between a base of the fourth transistor 12 and the common node; providing a capacitor 30 coupled to the common node; providing a first input stage current source 24 coupled to the first resistor 20; providing a second input stage current source 22 coupled to the fourth resistor 18;

Abstract: A bias rail buffer circuit and method in accordance with the present invention overcomes many shortcomings of the prior art. A bias rail buffer circuit for providing a reference signal is suitably configured to absorb external disturbances appearing on an output reference signal. A method for absorbing the external disturbances appearing at the output reference signal suitably includes the use of complementary transistors to source current and sink current to said output reference signal, depending on whether the external disturbances are providing a decrease or an increase to the output reference signal. The bias rail buffer circuit suitably includes an input transistor, a first pair of complementary transistors and a second pair of complementary transistors, such that the second pair of complementary transistors operate to source current and sink current to absorb external disturbances imparted on said output reference signal.

Abstract: A circuit configured to correct a duty cycle error or vary the duty cycle of a clock signal. The circuit includes a differential amplifier or control circuit that receives differential signal inputs. At least one differential pair of transistors is connected to outputs of the differential amplifier or control circuit. Outputs of the one or more differential pairs of transistors are connected to inputs of a differential circuit. The differential amplifier or control circuit is connected to the outputs of the differential circuit. The one or more differential pairs of transistors is configured to change a DC level of at least one of the inputs of the differential circuit in order to shift a cross over point of the inputs of the differential circuit and thereby effect a duty cycle change (or correction) at the outputs of the differential circuit.

Abstract: A class AB amplifier having an output stage comprising complementary common source transistors (T1, T2) has means for setting the quiescent current. These comprise a bias resistor (R1) through which a bias current is passed and which is connected between the gates of transistors (T1 and T2) to set their voltages. The current through the bias resistor (R1) is derived from two reference transistors (T3 and T4) which each have the desired quiescent current passed through them by current sources (3, 5). The gate voltages of the reference transistors (T3, T4) are applied across a reference resistor (R2) and the current through the reference resistor (R2) is mirrored (T5 to T9) to the bias resistor (R1).

Abstract: A class AB amplifier biasing circuit is provided for controlling the quiescent state of a pull-up output device and a complimentary pull-down output device. The biasing circuit includes first and second current sources, each having a floating resistor configured to supply current to the pull-up and pull-down devices, respectively. The biasing circuit also includes gate control circuits for controlling the gate voltages of the first and second floating resistors. A device replica transistor is connected to a voltage node associated with the gate of the either the pull-up device or the pull-down device.

Abstract: An output stage suitable for low voltage operation and capable of providing an essentially symmetrical rail-to-rail output voltage is disclosed. The output stage includes a first field effect device having a first drain, a first gate, and a first source coupled to a power supply VCC. The output stage further includes a second field effect device complimentary to the first field effect device, having a second drain, a second gate, and a second source coupled to a power supply having a nominal voltage of VEE. Further, the second drain is coupled to the first drain. Also included in the output stage is an output sink network coupled to the second field effect device. The output sink network drives the second field effect device such that a product of a current in the first field effect device and a current in the second field effect device is essentially equal to a predetermined constant during operation of the output stage.

Abstract: A bias rail buffer circuit and method in accordance with the present invention overcomes many shortcomings of the prior art. A bias rail buffer circuit for providing a reference signal is suitably configured to absorb external disturbances appearing on an output reference signal. A method for absorbing the external disturbances appearing at the output reference signal suitably includes the use of complementary transistors to source current and sink current to said output reference signal, depending on whether the external disturbances are providing a decrease or an increase to the output reference signal. The bias rail buffer circuit suitably includes an input transistor, a first pair of complementary transistors and a second pair of complementary transistors, such that the second pair of complementary transistors operate to source current and sink current to absorb external disturbances imparted on said output reference signal.

Abstract: An electronic circuit for a Class AB output stage that has a differential input and a single ended output. A pair of clamp transistors are coupled between the bases of a pair of output transistors so that cross-over distortion is reduced and the output transistors do not completely turn off. A floating current source is employed to provide a stable quiescent current over a range of supply voltages. Also, the types and sizes of the transistors in the floating current source and the clamp transistors are matched so that any non-linear change in the operation of the clamp transistors caused by the Early effect over a range of supply voltages is automatically compensated for.

Abstract: A rail-to-rail op amp output stage is configured to provide one or more additional base drive paths for each of its output transistors, reducing the stage's distortion and increasing its maximum output current without substantially increasing quiescent current. The additional base drive paths reduce the demand on the transistors driving the output transistors, lowering the distortion they might otherwise contribute to the output current. In a preferred embodiment, the collectors of the stage's clamp transistors are connected to the bases of their opposing output transistors, so that each clamp transistor provides an additional base drive path to a respective output transistor, thereby increasing maximum output current without substantially increasing quiescent current, and substantially reducing crossover distortion.

Abstract: The present invention teaches a variety of output stages for amplifying high speed signals while keeping distortion low and using a low supply voltage. The invention includes the use of dual complementary signal paths that include a complementary push-pull output stage. Bias circuits are used to keep the paths symmetrical and positive feedback is used to oppose output loading effects.

Abstract: An improved bias network for reducing cross-over distortion in a device having complementary p-MOS and n-MOS power transistors includes complementary helper transistors coupled to power transistors for discharging currents while the power transistors are biased in sub-threshold regions of operation. The bias network further includes complementary resistors coupled to the power transistors for biasing the power transistors within saturation regions of operation and for biasing the helper transistors within saturation regions of operation, and complementary feedback circuits connected to the power transistors and operating in conjunction with the resistors for biasing the helper transistors within the saturation regions of operation. Preferably, each of the power transistors are biased into the saturation regions by gate voltage swings of no more than 200 millivolts from the sub-threshold region.

Abstract: An RF buffer (10) supplies a single ended output signal and differential output signals. An average voltage of the differential output signals is compared to a reference voltage (VR) by an amplifier (40). The amplifier (40) provides a feedback signal for controlling the bias current conducted by a first transistor (24) and a mirrored bias current conducted by a second transistor (46). The bias currents conducted by the first and second transistors (24, 46) are used to generate the differential output signals (OUT-, OUT+) and are substantially independent of the signal level at an input terminal (20). The signal current conducted by the first transistor (24) controls an output transistor (66), while the signal current conducted by the second transistor (46) controls another output transistor (56) in the push-pull output stage of the RF buffer (10).

Abstract: A complementary class AB current mirror circuit with a constant current gain which, when driven by a transconductance amplifier, provides a constant overall voltage gain over a wide range of output current. Such current mirror circuit includes cross-coupled pairs of current mirror circuits, both of which are driven by a common reference current and each of which selectively receives a respective portion of the input signal current. The upper pair of current mirror circuits includes: an input current mirror circuit which generates a drive current for the output stage of the lower pair of current mirror circuits; and an output current mirror circuit which generates the source, or "push," portion of the output signal current.

Abstract: An output stage driver circuit comprising two parallel class AB stages running at slightly different quiescent currents, the difference of which is scaled up through a current mirror is disclosed which provides a temperature stable precisely controlled quiescent current for the output stage. A current limited voltage source is provided to ensure inherent short circuit protection with instantaneous response to short circuit or excessive load current conditions.

Abstract: A low offset amplifier has an output stage constituted by an npn transistor and a pnp transistor in a push-pull arrangement, and a driver stage. The latter includes a current-mirror circuit having, in its input branch, a pnp transistor in series with a first constant-current generator and, in its output branch, an npn transistor, and two complementary bipolar transistors with collectors connected together to the output terminal and the bases are connected together to the input terminal of the amplifier. The emitter of the pnp transistor of the driver stage is connected to the positive terminal of the supply by a second constant-current generator and to the base of the npn transistor of the output stage, and the emitter of the npn transistor of the driver stage is connected to the negative terminal of the supply by the npn transistor of the output branch of the current-mirror circuit and to the base of the pnp transistor of the output stage. The amplifier has a very low or zero offset (Vos=Vout-Vin).

Abstract: An amplifier arrangement having a first and a second output transistor, which are drain-connected to the output terminal. A driver stage (100), prevents the output transistors from becoming non-conductive, thereby reducing cross-over distortion. This is achieved by applying an input signal via the sources of a source coupled transistor pair to the gates of the output transistors. Additional source followers are provided for defining gate-sources voltages which prevent the output transistors from becoming non-conductive.

Abstract: A differential cMOS push-pull buffer includes a pair of push-pull sections, a cMOS current source transistor connected to the push-pull sections for providing current thereto, and two cMOS trickle current transistors, each connected to an output node of a respective push-pull section for conducting a trickle current at the output node. In each push-pull section a trickle current enhances the speed of operation, thereby maintaining desirable attributes in output waveforms.

Abstract: A current boost circuit includes: a first transistor M.sub.10 having a gate coupled to an input node; a second transistor M.sub.11 ; a first capacitance C.sub.C3 coupled between a gate of the second transistor M.sub.11 and a drain of the first transistor M.sub.10 ; a third transistor M.sub.17 having a gate coupled to a drain of the second transistor M.sub.11 ; and a second capacitance C.sub.C1 coupled between the drain of the second transistor M.sub.11 and a drain of the third transistor M.sub.17.

Abstract: The semiconductor types of first and second semiconductor type transistors are different from one another and the two transistors are connected in series. An input signal is supplied to each of the bases of the first and second transistors. Each of the collector electric currents of the first and second transistors are thus controlled. An output is provided from the inter-connection point of the first and second transistors. A third transistor supplies the collector electric current which is 1/K.sub.1 times the collector electric current of the second transistor, where K.sub.1 is the current-mirror ratio between the second and third transistors. A fourth transistor has the collector and base connected with one another. The fourth transistor supplies an electric current according to the collector electric current of the third transistor. A fifth transistor has the base electric current controlled by the base electric current of the fourth transistor.

Abstract: A first current mirror circuit 6 inversion amplifies the output voltage of an operational amplifier 10 with high potential power supply potential V.sub.DD to a voltage with a ground potential as a reference, thus driving a p-MOS transistor Q.sub.P3 of a push-pull output stage 19. A second current mirror circuit 7 inversion amplifies the output voltage of the operational amplifier 10 with the ground potential as a reference to a voltage with high potential power supply voltage V.sub.DD as a reference, thus driving the n-MOS transistor Q.sub.N3 in the push-pull output stage 19. Thus push-pull output stage through current when the input voltage is suddenly switched is eliminated and crossover distortion is reduced.

Abstract: An amplifier providing the linear output of a Class A amplifier and the expanded peak current output and efficiency of a Class AB amplifier. The amplifier includes an input amplifier, a voltage regulator network, a cascode stage, and an output amplifier. The input amplifier amplifies a signal current into two outputs. The cascode stage and the output stage each contain two paths for the amplified outputs. The voltage regulator network interconnects the two paths between the input amplifier and the cascode stage. The voltage regulator network bypasses a high percentage of the quiescent current that is normally contained in the two paths of the cascode stage and the output amplifier stage, thus improving the peak-to-quiescent current output ratio beyond the 2:1 value of traditional Class A amplifiers.

Abstract: A buffer (200) having output devices (101 and 102) exhibiting complementary symmetry and configured as voltage-followers in push pull is biased for class AB operation by a bias network including two substantially equal resistors (201 and 202) arranged and configured to substantially reduce noise attributable to the bias circuit.

Abstract: A device for optically providing information pertaining to the value of the quotient of the rates of revolution of two axles contains converters connected to the axles, which converters generate electrical signals which are a measure for the rate of revolution of the respective axles. At least one of the signals is fed to a ladder network of resistances which contains tap-off points which are connected to similar inputs of comparator circuits. The other inputs of the various amplifiers receive as input the signal which is a measure for the rate of revolution of the other axle. The comparator circuits are each coupled to light-emitting elements of which a few, depending upon the quotient of the revolution rates, illuminate. When applied in a vehicle which is provided with a continuously variable transmission, optical information pertaining to the current value of the transmission ratio is thus provided.

Abstract: An amplifier which combines the low quiescent current requirements of a Class B transistor amplifier with the minimal distortion qualities of a Class AB amplifier. In one disclosed embodiment the amplifier is utilized as a receiver amplifier and as a transmitter in a modular telephone adapter for coupling a telephone headset to a conventional modular telephone comprising a handset and a base unit. Signal expansion circuitry takes advantage of the dynamic emitter resistance of transistors in the amplifier's output stage through modulation of collector current in the output transistors and inverted phase summation of the resulting error signal with the input signal. DC bias circuitry supplies a current supply which is relatively insensitive to changes in power supply or device parameters.

Abstract: An improved working point adjusting circuit for a single power amplifier having multiple output circuits. When this simple circuit is connected to a Class B transistor power amplifier to support two or more output channels or speakers, it adjusts the working point of the transistors in the output circuit of the power amplifier to the linear portion of the current-voltage characteristics of the transistor so the amplifier works in the level of a Class A amplifier. It provides many significant advantages including (1) much higher energy efficiency on output transistors; (2) much less signal distortion on loaded speakers; (3) simple circuitry for increased reliability; (4) low component count for reduced costs; and (5) individualized adjustment for each output channels which eliminates the different effect caused by the very fine differences between the multiple loaded output devices such as loudspeakers.

Abstract: An audio power amplifier for general audio and sound reinforcement use, or musical amplification, stringed or otherwise, which combines the sonic properties of vacuum tube amplification with the modern technology of solid state electronics, with its attendant advantages.

Abstract: The output stage for a feedback amplifier has a diode circuit to provide quiescent current to the output transistors, and a diode turnoff circuit that renders the diodes non-conductive for an input signal that sends the stage output voltage low. A swing transistor between the stage's output terminal and a low voltage bus is actuated by the same input signal to drive the output voltage to the level of the low voltage bus. Both the diode turnoff circuit and the swing transistor are preferably MOSFETs.

Abstract: A working point adjusting circuit for a power amplifier. When this simple circuit is connected into a Class B transistor power amplifier it adjusts the working point of the transistors in the output circuit of the power amplifier to the linear portion of the current-voltage characteristics of the transistor so the amplifier works in the level of a Class A amplifier. It provides many significant advantages including (1) much higher energy efficiency on output transistors; (2) much less signal distortion on loaded speakers; (3) simple circuitry for increased reliability; and (4) low component count for reduced costs.