With Intermittent Comparison Controls Patents (Class 331/14)
-
Patent number: 6621354Abstract: Feedback methods and systems are provided to achieve rapid switching of oscillator frequencies without compromising operational feedback loop bandwidths that filter out spurious tones and phase noise to thereby enhance loop spectral and noise performance. The methods respond to frequency changes in a reference signal by providing an open-loop drive current to drive a feedback signal towards the reference signal. The drive current is terminated and the feedback control loop closed when the feedback signal is within a predetermined acquisition range of the reference signal. Preferably, the closed loop is initially configured with a first feedback bandwidth and is subsequently reconfigured with a second steady-state feedback bandwidth that is less than the first feedback bandwidth.Type: GrantFiled: October 12, 2001Date of Patent: September 16, 2003Assignee: Analog Devices, Inc.Inventors: John J. Kornblum, David T. Crook
-
Patent number: 6614319Abstract: Disclosed is a PLL circuit that makes fractional frequency division possible without causing spurious components to be produced in the output of a VCO. The PLL circuit comprises a frequency dividing circuit for frequency-dividing the output of a VCO; a phase adjusting circuit, to which are input two clocks of different phases obtained by frequency division performed by the frequency dividing circuit, for producing an output signal having a delay time defined by a time that is the result of internally dividing a timing difference between the two clocks; a charge pump for generating a voltage conforming to a phase difference output from the phase comparator circuit; and a loop filter for smoothing the voltage conforming to the phase difference and applying the voltage to the VCO, wherein the dividing value of the timing difference in the phase adjusting circuit is represented by MF/MD, and an accumulation operation is performed in units of MF every frequency-divided clock.Type: GrantFiled: January 23, 2003Date of Patent: September 2, 2003Assignee: NEC Electronics CorporationInventors: Takanori Saeki, Toshiyuki Tanaka
-
Patent number: 6614315Abstract: In the case of a tuning circuit for a YIG oscillator, wherein the output frequency of the YIG oscillator which is reduced by a frequency divider or mixer is compared in a phase detector with a lower reference frequency and via a loop filter the output voltage of the phase detector feeds the air-cored coil of the YIG oscillator serving for fine tuning, the main coil of the YIG oscillator is also fed by the output voltage of the phase detector.Type: GrantFiled: June 12, 2001Date of Patent: September 2, 2003Assignee: Rohde & Schwarz GmbH & Co. KGInventor: Alexander Roth
-
Patent number: 6608530Abstract: An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to present a plurality of output clock signals in response to a reference clock signal and a feedback signal. The second circuit may be configured to select one of the plurality of output clock signals as the feedback signal in response to a first control signal. The first control signal may be configured to minimize a difference in delay between the plurality of output clock signals.Type: GrantFiled: December 14, 2001Date of Patent: August 19, 2003Assignee: Cypress Semiconductor Corp.Inventors: David Green, Daigo Katagiri
-
Patent number: 6597250Abstract: A frequency synthesizer comprising a phase-locked loop that includes a phase-frequency comparator (16), at least a voltage-controlled oscillator (12) associated with a selection apparatus (50, 80, 82) of an oscillation frequency band, and a frequency divider (14) connected between the oscillator and the comparator. A voltage source proper (90) is connected to the selection apparatus for supplying it with a control voltage proper.Type: GrantFiled: September 27, 2001Date of Patent: July 22, 2003Assignee: Koninklijke Philips Electronics N.V.Inventor: Fabrice Jovenin
-
Patent number: 6593820Abstract: A voltage controlled oscillator (VCO) and method for generating voltage controlled oscillating signals utilizes a plurality of timing blocks that form a circular signal path to provide delays to control the frequencies of the signals. The VCO is suitable for applications at frequencies of 3 GHz and higher, and has low voltage and power requirements. The delays provided by the timing blocks are determined by the operating properties of differential transistors, timing capacitors and current sources, which are included in the timing blocks.Type: GrantFiled: August 10, 2001Date of Patent: July 15, 2003Assignee: Agilent Technologies, Inc.Inventor: Frederick L. Eatock
-
Patent number: 6570457Abstract: The present invention provides a phase locked loop (10) for generating a variable output frequency signal. The phase locked loop (10) includes a controlled oscillator (14) to generate the variable output frequency signal in response to a tune signal. A feedback frequency divider (16) coupled to the controlled oscillator (14) is operable to generate a divided frequency signal from the variable output frequency signal. A phase detector (18) generates an error signal representing a difference between a reference frequency signal and the divided frequency signal. A sample and hold circuit (22) is activable in response to a gating signal (20) derived from the reference frequency, to sample the error signal and generate a sampled signal. A loop filter (12) filters the sampled signal and generates the tune signal.Type: GrantFiled: October 24, 2001Date of Patent: May 27, 2003Assignee: Northrop Grumman CorporationInventor: Gerald R. Fischer
-
Patent number: 6566966Abstract: A fast lock/self-tuning VCO based PLL integrated circuit (10) adapted for implementation in wireless communication systems requiring a high transfer data rate. The present invention is preferably implemented using and RFSiGe or a CMOS process in a WDCMA chipset, and can be used in other systems such as GSM and EDGE. The present invention utilizes the content of a divider (24) as a monitor of the lock condition of the PLL (10), permitting the fast-tuning of the VCO (14) to almost the final frequency using a controller (22) and a coarse DAC (20).Type: GrantFiled: September 18, 2000Date of Patent: May 20, 2003Assignee: Texas Instruments IncorporatedInventors: Abdellatif Bellaouar, Khaled Sharaf
-
Patent number: 6563387Abstract: A frequency synthesizer is provided with a prescaler 2 and a counter 3, which output a signal having a frequency generated by frequency-dividing an output signal of a VCO 1; a reference frequency divider 5 for frequency-dividing a frequency of a reference signal of a reference signal source 4; a frequency adjusting meas 9 operated in such that a frequency error between the output signal of the counter 5 and the output signal of the reference frequency divider 5 is detected, and in response to this detection result, such a signal is outputted by which either a capacitor value or an inductor value employed in a resonant circuit of the VCO 1 is switched; and also a bias control means for applying an arbitrary voltage V1 to a control voltage terminal of the VCO 1 so as to bring an output signal of a charge pump 7 into a high impedance state when the frequency adjusting means 9 is operated.Type: GrantFiled: May 29, 2001Date of Patent: May 13, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Shunsuke Hirano, Ryoichi Yamada, Yasunori Miyahara, Yukio Hiraoka, Hisashi Adachi
-
Patent number: 6549599Abstract: A phase locked loop circuit having a loop filter including a variable resistance for normal loop operation and for fast acquisition has improved stability by defining a loop pole separate from the loop filter. The loop pole remains constant during transition periods of the filter resistance. The loop pole remains constant while loop bandwidth is varied for either phase acquisition or normal operation, and the ratio of bandwidth to pole varies only linearly which makes the phase locked loop more stable during the bandwidth adjustment.Type: GrantFiled: March 11, 2002Date of Patent: April 15, 2003Assignee: Broadcom CorporationInventor: Afshin Momtaz
-
Patent number: 6549079Abstract: Feedback control loop systems are provided that enhance output-signal switching times without degrading other loop performance parameters. The systems reduce “kick-back” voltages that are generated in a loop filter by drive currents which rapidly drive a control loop oscillator to a loop acquisition range. This reduction reduces a frequency step in the oscillator output signal which would otherwise have to be driven to eliminate the frequency step with a consequent increase in the output-signal switching time. Structures are provided that reduce the kick-back voltage to thereby enhance output-signal switching times.Type: GrantFiled: November 9, 2001Date of Patent: April 15, 2003Assignee: Analog Devices, Inc.Inventor: David T. Crook
-
Patent number: 6549078Abstract: A method for generating a plurality of frequencies having predetermined frequency deviations from a phase lock loop device including a VCO having a main voltage input, a modulation voltage input and a frequency output, a first and second feedback loop digital divider, each having an input and an output, a phase frequency detector having a first and second input and an output, a reference frequency generator such as a crystal oscillator having an output, a first and second reference frequency digital divider, each having an input and an output, a loop filter having an input and an output, a switch having an input and a first and a second switched output, a hold circuit having an input and an output, a memory circuit for storing the a lock voltage and the corresponding loop output frequency, the steps including; setting a first initial predetermined value of the first feedback loop digital divider, connecting a switch output to the main input of the VCO, supplying a first predetermined reference frequency to thType: GrantFiled: November 18, 2000Date of Patent: April 15, 2003Assignee: Ashvattha Semiconductor Inc.Inventors: Guruswami M. Sridharan, Kartik M. Sridharan
-
Method to make a phase-locked loop's jitter transfer function independent of data transition density
Patent number: 6531927Abstract: The present invention discloses a novel method and apparatus for making a jitter transfer function of a phase-locked loop independent from the data transition density. The present invention is further discloses a phase-locked loop which has a loop bandwidth and a loop gain in the passband which are both independent from the received data patterns. By making the loop bandwidth independent of the received data pattern, the noise filtering performance of the phase-locked loop may be optimized.Type: GrantFiled: October 3, 2000Date of Patent: March 11, 2003Assignee: LSI Logic CorporationInventor: Dao-Long Chen -
Publication number: 20030034846Abstract: A phase-locked loop fractional-N frequency synthesizer, particularly of a sigma delta type, has a voltage controlled oscillator, a fractional-N frequency divider, a phase comparator, a charge pump, and a loop filter. The loop filter has a capacitive element for receiving a charge pump current from the charge pump. A filtered charge pump current controls the voltage controlled oscillator. The charge pump is operable in three current modes, a pre-charging/pre-discharging mode, a speed up mode, and a normal, locked mode. In the pre-charging/pre-discharging mode the charge pump is decoupled from the phase comparator so that the phase locked loop is open, and in the speed up and normal modes the charge pump is coupled to the phase comparator so that the phase locked-loop is closed.Type: ApplicationFiled: August 20, 2001Publication date: February 20, 2003Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventor: Yiping Fan
-
Patent number: 6522206Abstract: Feedback methods and systems are provided to achieve rapid switching of oscillator frequencies without compromising operational feedback loop bandwidths that filter out spurious tones and phase noise to thereby enhance loop spectral and noise performance. The methods respond to frequency changes in a reference signal by providing an open-loop drive current to drive a feedback signal towards the reference signal. The drive current is terminated and the feedback control loop closed when the feedback signal is within a predetermined acquisition range of the reference signal. This is determined by successively comparing a feedback frequency of the feedback signal to a destination frequency of the reference signal over a comparison window of time. The invention also provides a feedback control system that practices the invention's methods.Type: GrantFiled: October 9, 2001Date of Patent: February 18, 2003Assignee: Analog Devices, Inc.Inventors: John J. Kornblum, David T. Crook
-
Patent number: 6522205Abstract: The invention relates to a method for adjusting an oscillator (44), a packet switched network (21) locating between the oscillator and a specified time source (31), which knows a clock time with a specified accuracy. In the method, a clock (42), which is on the same side of the packet switched network (21) as the adjustable oscillator (44), is updated over the packet switched network (21) on the basis of the clock time known to said time source (31). Said clock (42) is used in the adjustment of the oscillator (44) for making the oscillator (44) to oscillate at a desired frequency. The invention also relates to an apparatus and computer software for adjusting the oscillator. (FIG.Type: GrantFiled: March 16, 2001Date of Patent: February 18, 2003Assignee: Nokia CorporationInventors: Janne Kallio, Ari Helaakoski
-
Publication number: 20030020550Abstract: A phase-lock loop (PLL) circuit provides fast locking and low spurious modulation jitter through “gearshifting” control. The gearshifting PLL combines the advantages of low jitter from integer-N PLL and fast locking from fractional-N PLL. The PLL circuit includes a phase/frequency detector, a charge pump, a loop filter, and a voltage controlled oscillator (VCO). Control of the PLL circuit includes configuring the PLL circuit in two configurations, one for each phase of operation. The bandwidth of the loop filter is increased during the first phase of operation and the circuit is locked to a frequency that is close to the desired output frequency. During the second phase, the bandwidth of the loop filter is decreased and the circuit is locked to the desired frequency. The first configuration provides a relatively fast lock time compared to the lock time provided by the second configuration. The second configuration provides more stability than the first configuration.Type: ApplicationFiled: June 26, 2001Publication date: January 30, 2003Inventors: Dale H. Nelson, Lizhong Sun
-
Patent number: 6504437Abstract: A phase-lock loop (PLL) circuit provides fast locking and low spurious modulation jitter through “gearshifting” control. The gearshifting PLL combines the advantages of low jitter from integer-N PLL and fast locking from fractional-N PLL. The PLL circuit includes a phase/frequency detector, a charge pump, a loop filter, and a voltage controlled oscillator (VCO). Control of the PLL circuit includes configuring the PLL circuit in two configurations, one for each phase of operation. The bandwidth of the loop filter is increased during the first phase of operation and the circuit is locked to a frequency that is close to the desired output frequency. During the second phase, the bandwidth of the loop filter is decreased and the circuit is locked to the desired frequency. The first configuration provides a relatively fast lock time compared to the lock time provided by the second configuration. The second configuration provides more stability than the first configuration.Type: GrantFiled: June 26, 2001Date of Patent: January 7, 2003Assignee: Agere Systems Inc.Inventors: Dale H. Nelson, Lizhong Sun
-
Patent number: 6498536Abstract: An oscillating circuit removes a phase difference from between an input signal variable in frequency and a free-running oscillation signal through a two-step voltage-to-frequency control, wherein a frequency comparator, a detector, a flip flop circuit cooperates with a counter so as to vary a control range of the voltage-controlled oscillator in the vicinity of the input frequency, and, thereafter, a phase comparator makes the free-running oscillation signal synchronous with the input signal through the phase comparison therebetween, even if the voltage-to-frequency characteristics of the voltage-controlled oscillator is deviated from a design range, the deviation is taken up through the first-step control so that the manufacturer can delete an external regulator from the oscillating circuit.Type: GrantFiled: May 11, 2000Date of Patent: December 24, 2002Assignee: NEC CorporationInventor: Kenji Mori
-
Publication number: 20020145474Abstract: A digitally controlled oscillator includes an adjustable signal generating circuit adapted to generate an oscillation signal. A feedback loop receives the oscillation signal from the adjustable signal generating circuit. The feedback loop detects error in the oscillation signal and produces an error signal based on the error. The control logic circuit receives the error signal from the feedback loop and maintains the oscillation signal within a predetermined error range. Also, a state device that is connected to the adjustable signal generating circuit maintains a previous operating state of the adjustable signal generating circuit when the digitally controlled oscillator is temporarily powered down.Type: ApplicationFiled: April 5, 2001Publication date: October 10, 2002Applicant: International Business Machines CorporationInventors: Richard Jordan, Anthony J. Perri
-
Patent number: 6437616Abstract: A delay lock loop circuit is disclosed which includes a delay block which receives the clock signal and delays the clock signal by a selected amount to generate the delayed clock signal. A phase detector receives the clock signal and the delayed clock signal, compares the phases of the two signals and generates a phase comparison signal. A lock detector receives the clock signal and the delayed clock signal, compares the timing of the two signals and generates a potential lock indication signal. A controller receives the phase comparison signal and the potential lock indication signal and provides a delay control signal to the delay block to change the selected delay amount in response to the phase comparison signal. The controller interrupts the clock signal to the delay block for a selected interval in response to the potential lock indication signal, and generates a true lock indication signal in response to the potential lock indication signal after the interruption of the clock signal to the delay block.Type: GrantFiled: December 19, 2000Date of Patent: August 20, 2002Assignee: AMI Semiconductor, Inc.Inventors: James A. Antone, Melvin W. Stene, Brian R. Kauffmann
-
Patent number: 6417739Abstract: A loop filter (4) having an adapt input (26), a normal input (24) and an output (23) is disclosed. Each of the inputs (24, 26) is connectable to mutually exclusively operable current sources to operate the loop filter (4) in an adapt and a normal mode respectively for controlling a voltage controlled oscillator (14) connectable to the output. The loop filter (4) includes a circuit (27) which when operated in the normal mode is connected between the normal input (24) and the output (23) to introduce a pole (P3) to a normal mode frequency response (32) of the loop filter (4). When switched to operate in the adapt mode the first circuit (27) becomes connected in series between the output (23) and a signal ground to introduce a zero to an adapt mode frequency response of the loop filter (4).Type: GrantFiled: March 23, 2001Date of Patent: July 9, 2002Assignee: Motorola, Inc.Inventor: Prakash Chacko
-
Patent number: 6414554Abstract: A receiver includes a main loop (222) having a main VCO (210) and a secondary loop (224) having a secondary VCO (216). The receiver momentarily phase locks an incoming RF signal (228), and then samples and stores a correction voltage (240) being applied to the main VCO (210). The main loop (222) is then put into a non-phase locked mode of operation and the stored correction voltage is applied through a receive automatic tuning circuit (218) to the main VCO (210) for the duration of the incoming RF signal (228). This effectively calibrates the LO frequency (230) of the receiver to the incoming RF signal frequency (228).Type: GrantFiled: March 23, 2000Date of Patent: July 2, 2002Assignee: Motorola, Inc.Inventors: Keith A. Tilley, Rajesh H. Zele, Walter H. Kehler, Jr.
-
Publication number: 20020075982Abstract: A system and method for switching between input clock signals from different clock sources without losing lock by providing a supplemental correction signal to the loop filter in a phase locked loop (PLL) circuit. The phase detector includes a supplemental correction pulse generator configured to offset, at least partially, the effects of losing an input clock signal from a first clock source failure. The phase detector is coupled to receive the input clock signal and a feedback signal. The phase detector outputs a phase error signal indicative of a comparison between the input clock signal and the feedback signal. The loop filter is coupled to receive the phase error signal and to output an error correction signal. A voltage controlled oscillator is coupled to receive the error correction signal and to generate the output signal of the PLL, with the feedback signal indicative of the output signal. Switching logic is coupled to monitor the input clock signal from the first clock source for a failure.Type: ApplicationFiled: November 26, 2001Publication date: June 20, 2002Applicant: Sun Microsystems, Inc.Inventor: Drew G. Doblar
-
Patent number: 6404291Abstract: A method and an apparatus relating to a PLL circuit for frequency synthesizer applications. By using a composite PFD large and small phase variations between a reference signal and the divider output are compensated for. The composite phase frequency detector (PFD) has both a digital phase frequency detector (digital PFD) and an analog phase detector (analog PD) with the digital PFD compensating for large phase differences and the analog PD compensating for smaller phase differences. The PLL automatically chooses between these two components in the composite PFD by controlling the pulse width of the divider output. This is accomplished by synchronizing the dead zone of the digital PFD with the active pulse width of the divider output and by similarly synchronizing the phase detector window of the analog PD to be within both the dead zone of the digital PFD and the active pulse width of the divider output.Type: GrantFiled: January 4, 2001Date of Patent: June 11, 2002Assignee: Philsar Semiconductor Inc.Inventor: Thomas A. D. Riley
-
Patent number: 6396353Abstract: A PLL synthesizer circuit is disclosed having a programmable divider circuit driven by a controller (microprocessor) for selecting a desired output frequency (fVCO) of the PLL synthesizer circuit. An operating mode selector circuit optionally drives a receive operating mode and at least one further operating mode (frequency change operating mode) of the PLL synthesizer circuit. The PLL synthesizer circuit has a smaller settling time constant in the frequency change operating mode. The change into the frequency change operating mode is initiated by a detection of the drive of the programmable divider by means of a changed (new) drive value. The change from the frequency change operating mode into the receive operating mode is caused whenever the phase difference, that is to say the output signal of the phase detector falls below a predetermined threshold value.Type: GrantFiled: June 30, 2000Date of Patent: May 28, 2002Assignee: Infineon Technologies AGInventors: Hans-Eberhard Kröbel, Richard Stepp
-
Patent number: 6389092Abstract: A phase locked loop circuit having a loop filter including a variable resistance for normal loop operation and for fast acquisition has improved stability by defining a loop pole separate from the loop filter. The loop pole remains constant during transition periods of the filter resistance. The loop pole remains constant while loop bandwidth is varied for either phase acquisition or normal operation, and the ratio of bandwidth to pole varies only linearly which makes the phase locked loop more stable during the bandwidth adjustment.Type: GrantFiled: July 12, 2000Date of Patent: May 14, 2002Assignee: NewPort Communications, Inc.Inventor: Afshin Momtaz
-
Publication number: 20020041214Abstract: A PLL circuit is provided wherein it is possible not only to get a high C/N ratio characteristic but also to speed up lock-up time at arbitrary intervals. A current value Icp [Ampere] of an output current signal Icp outputted from a charge pump circuit is switched synchronizing with a timer signal flosw outputted from fast lock timer circuit within a set time set up on the basis of externally inputted dividing ratio setting data. Thereby, when the timer signal flosw outputted from the fast lock timer circuit is on a high level, it is possible to set up the current value Icp [Ampere] supplied to a low-pass filter to a larger current value and speed up the lock-up. On the other hand, when the timer signal flosw outputted from the fast lock timer circuit is on a low level, it is possible to get the current value Icp [Ampere] supplied to the low-pass filter under control to a small current value and get a high C/N ratio.Type: ApplicationFiled: September 28, 2001Publication date: April 11, 2002Inventor: Nobuhiko Ichimura
-
Patent number: 6356156Abstract: Methods and systems are disclosed for eliminating a phase transient of a controlled frequency oscillator, caused by replacing a first reference signal by a second reference signal when the first reference signal becomes corrupted or otherwise unavailable, and for running a controlled frequency oscillator in a frequency-controlled holdover mode. The contradictory requirements of using a relatively low-cost controlled frequency oscillator tunable over a relatively wide frequency range and achieving high stability of its frequency in holdover mode are satisfied.Type: GrantFiled: May 4, 2001Date of Patent: March 12, 2002Assignee: Network Equipment Technologies, Inc.Inventor: Jan Wesolowski
-
Patent number: 6346839Abstract: A low power consumption delay locked loop for integrated circuit devices wherein a wider frequency range of operation is achieved by matching the delay of the clock comparison function of the phase detector to the slow operating condition of the programmable delay. In a particular embodiment, this may be effectuated by incorporating at least one additional flip-flop section in the phase detector circuit and more than one such section may be utilized depending on the operating targets of maximum frequency and frequency range. By latching the phase detector outputs through the use of a fast/slow latch circuit, a minimum control pulse is defined which allows a unitized change on the voltage signals that control the programmable delay in a voltage controlled delay line. This also improves efficiency and reduces power consumption by eliminating switching current through transistors that control the voltage levels determining the programmable delay.Type: GrantFiled: April 3, 2000Date of Patent: February 12, 2002Assignee: Mosel Vitelic Inc.Inventor: Thomas Michael Mnich
-
Patent number: 6342818Abstract: A cut-off state of a carrier signal or a carrier signal outside an effective range of a frequency is detected by a carrier detector, and a signal switching circuit inputs a clock 2 from an external device into a phase comparator in place of the carrier signal, with which a locked state is maintained in a PLL comprising the phase comparator, a charge pump, a loop filter, a voltage control oscillator, and a 1/N divider, so that a high-speed locking operation is realized to another appropriate carrier signal.Type: GrantFiled: May 17, 1999Date of Patent: January 29, 2002Assignee: Fujitsu LimitedInventors: Yuji Segawa, Kunihiko Gotoh
-
Publication number: 20020008585Abstract: A method and apparatus for synthesizing high-frequency signals is disclosed that overcomes integration problem associated with prior implementations while meeting demanding phase noise and other impurity requirements. In one embodiment, a phase-locked loop (PLL) frequency synthesizer is disclosed having a voltage controlled oscillator (VCO) with a variable capacitance that includes a discretely variable capacitance in conjunction with a continuously variable capacitance. The discretely variable capacitance may provide coarse tuning adjustment of the variable capacitance, and the continuously variable capacitance may provide a fine tuning adjustment of the variable capacitance. In a further detail, wireless communication frequency synthesizer for generating multiple band high-frequency signals is disclosed having a first VCO selectable for a first frequency band and a second VCO selectable for a second frequency band.Type: ApplicationFiled: August 23, 2001Publication date: January 24, 2002Applicant: Silicon Laboratories, Inc.Inventor: David R. Welland
-
Publication number: 20020003453Abstract: A cut-off state of a carrier signal or a carrier signal outside an effective range of a frequency is detected by a carrier detector, and a signal switching circuit inputs a clock 2 from an external device into a phase comparator in place of the carrier signal, with which a locked state is maintained in a PLL comprising the phase comparator, a charge pump, a loop filter, a voltage control oscillator, and a 1/N divider, so that a high-speed locking operation is realized to another appropriate carrier signal.Type: ApplicationFiled: May 17, 1999Publication date: January 10, 2002Inventors: YUJI SEGAWA, KUNIHIKO GOTOH
-
Publication number: 20020000884Abstract: The invention relates to the locking of a phase-locked loop when the frequency setting (an) of the loop is changed. The locking speed of the loop is improved at the expense of noise characteristics so that these are momentarily degraded. When changing the frequency, the difference between the new frequency set for the VCO (430) and the actual frequency (fVCO) is measured and the VCO is immediately controlled according to this difference. To that end, counters (441, 444) dividing a reference frequency (fref) and the VCO frequency are made to simultaneously start counting from zero. Thus the length of the pulse issued by a phase difference detector (410) corresponds to the said frequency difference. After the setting of the new frequency value the loop filter (420) is turned into a purely capacitive circuit the output voltage (vc) of which changes proportionally to the length of the pulse from the phase difference detector.Type: ApplicationFiled: June 28, 2001Publication date: January 3, 2002Inventor: Heikki Paananen
-
Publication number: 20010052823Abstract: A frequency synthesizer is provided with a prescaler 2 and a counter 3, which output a signal having a frequency generated by frequency-dividing an output signal of a VCO 1; a reference frequency divider 5 for frequency-dividing a frequency of a reference signal of a reference signal source 4; a frequency adjusting meas 9 operated in such that a frequency error between the output signal of the counter 5 and the output signal of the reference frequency divider 5 is detected, and in response to this detection result, such a signal is outputted by which either a capacitor value or an inductor value employed in a resonant circuit of the VCO 1 is switched; and also a bias control means for applying an arbitrary voltage V1 to a control voltage terminal of the VCO 1 so as to bring an output signal of a charge pump 7 into a high impedance state when the frequency adjusting means 9 is operated.Type: ApplicationFiled: May 29, 2001Publication date: December 20, 2001Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Shunsuke Hirano, Ryoichi Yamada, Yasunori Miyahara, Yukio Hiraoka, Hisashi Adachi
-
Publication number: 20010038315Abstract: 1.Type: ApplicationFiled: April 27, 2001Publication date: November 8, 2001Inventors: Bernd Memmler, Reimund Rebel, Karsten Thoelmann
-
Patent number: 6313708Abstract: A phase locked loop (PLL) circuit is provided having: (1) a phase detector coupled to a reference clock signal and a feedback signal for generating positive and negative phase detection signals corresponding to the phase difference between the reference clock signal and the feedback signal; (2) an integrator coupled to the positive and negative phase detection signals for generating an output voltage proportional to the pulse width of either the positive or negative phase detection signals, the integrator including an operational amplifier having positive and negative inputs; (3) a voltage controlled oscillator coupled to the output voltage of the integrator for generating a local oscillator signal with an oscillation frequency proportional to the output voltage of the integrator; (4) a feedback circuit coupled to the local oscillator signal for generating the feedback signal; and (5) an analog holdover circuit for generating an input to the integrator when the phase detector stops receiving the reference cloType: GrantFiled: July 26, 2000Date of Patent: November 6, 2001Assignee: Marconi Communications, Inc.Inventor: Rejean Beaulieu
-
Patent number: 6313709Abstract: The present invention is concerned with a PLL comprising the phase comparator 20, loop filter 21, VCO 14 and loop counter 22, wherein there are further provided a prediction window circuit 23 for outputting HWIN (prediction window signal) for predicting the point at which the REF (reference signal) is generated, an omission compensation circuit 24 for detecting the omission of the REF at the time when HWIN is outputted and outputting d.VARX (the second correction signal) to offset the phase difference between d.REFX (the first correction signal) and the VAR (comparison signal) so that the phase comparator 20 outputs the signals Ph1 and Ph2 corresponding to the phase difference between the VAR and the d.REFX and the signals Ph1 and Ph2 corresponding to the phase difference between d.REFC and d.VARX when the omission of the REF has occurred, thereby enabling proper compensation for omission to be made and stable CLK (clock) to be generated even when VCO 14 having a very wide frequency variation range is used.Type: GrantFiled: September 25, 2000Date of Patent: November 6, 2001Assignee: Fujitsu General LimitedInventors: Eizo Nishimura, Masamichi Nakajima
-
Patent number: 6310521Abstract: An apparatus comprising a first circuit, a second circuit, and a logic circuit. The first circuit may be configured to generate one or more first control signals having a first data rate in response to an input signal having a second data rate and a clock signal having the first data rate. The second circuit may be configured to generate one or more second control signals in response to the input signal and the clock signal. The first logic circuit may be configured to generate the clock signal in response to the one or more first control signals, the one or more second control signals and a third control signal.Type: GrantFiled: December 23, 1999Date of Patent: October 30, 2001Assignee: Cypress Semiconductor Corp.Inventor: Kamal Dalmia
-
Patent number: 6304147Abstract: A charge pump circuit for use with a phase locked loop is described. The circuit has an input port for receiving a signal indicative of a misalignment between two clock signals. It also has an output port at which a drive signal is provided. The drive signal is provided when the comparison result is indicative of misalignment of the signals. When the signals are aligned, a high impedance is provided at the output port and the charge pump circuit or a portion thereof enter a sleep mode to reduce power consumption of the charge pump when providing a high impedance at the output port.Type: GrantFiled: March 27, 2000Date of Patent: October 16, 2001Assignee: Koninklijke Philips Electronics N.V.Inventor: Jean-Louis Bonnot
-
Publication number: 20010028276Abstract: Disclosed is a self-calibration device for calibrating a phase difference between output waveforms of a ring oscillator, comprising: a voltage-controlled oscillator adapted to adjust the transition time of an output signal according to an inputting of a control voltage for controlling the phase offset and generate the adjusted output signal; a divider adapted to divide a frequency of the output signal generated from the voltage-controlled oscillator by a fractional number to generate a plurality of output waveforms having different phases with them having an identical phase difference each other; a phase-locked loop (PLL) circuit adapted to correctly make a frequency and phase of the output signal of the divider coincident with those of a system clock, the phase-locked loop (PLL) circuit including at least a phase-frequency detecting means adapted to compare the frequency and phase of the output signal with those of the system clock and to output a result of the comparison; and a phase offset calibrating loopType: ApplicationFiled: January 18, 2001Publication date: October 11, 2001Inventors: Beomsup Kim, Chan-Hong Park
-
Patent number: 6294960Abstract: A signal estimator estimates a transmission signal series using Viterbi algorithm, and outputs an estimated signal and a minimum path metric signal. A switching unit is controlled by a control signal in such a manner that, for a certain period from the start of the operation of PLL which requires quick response, a minimum path metric history signal is selected, while, in the other case, an estimated signal is selected. A replica generator generates a replica signal using a signal output from the switching unit. The generation of the replica signal using the path metric history signal offers quick response, but on the other hand, the accuracy is low. On the other hand, the use of the estimated signal offers high accuracy, but on the other hand, the response speed is low. Thus, a phase change contained in a received signal is corrected in a highly accurate and quick manner.Type: GrantFiled: December 3, 1999Date of Patent: September 25, 2001Assignee: NEC CorporationInventor: Youko Omori
-
Patent number: 6285260Abstract: A phase-locked loop (PLL) circuit having a shortened locking time. A first counter divides down the output from a reference signal source and produces output signal FR. A second counter divides down the output from a voltage-controlled oscillator (VCO) circuit and produces a second output signal FV. When the phase of the second output signal FV is lagging the phase of the first output signal FR, a control circuit resets the first counter. When the phase of the second output signal is leading the phase of the first output signal, the control circuit resets the second counter. As a result, the starting points of counting operations performed by the first and second counters are synchronized. This brings the phase difference detected by the phase comparator circuit into coincidence with the actual phase difference between the first and second output signals FR, FV. Thus, the phase difference is appropriately fed as a control voltage back to the VCO circuit thereby shortening the locking time.Type: GrantFiled: December 23, 1999Date of Patent: September 4, 2001Assignee: Seiko Precision, Inc.Inventor: Hirohisa Kikugawa
-
Patent number: 6285219Abstract: The present invention provides a dual mode phase and frequency detector for use with a charge pump and a loop filter. The charge pump is adapted to adjust charging or discharging of the loop filter to adjust a VCO for generating a digital clock. The dual mode phase and frequency detector includes a phase and frequency detector and a first delay element. The phase and frequency detector is arranged to receive the VCO clock for tracking a reference clock signal. The phase and frequency detector generates control signals in response to the VCO clock and the reference clock signal. The control signals control charging or discharging of a loop filter in a DLL when the phase and frequency detector is operating in a phase and frequency detector mode. The first delay element is coupled to receive one of the control signals from the phase and frequency detector for generating an auxiliary control signal in response to the VCO clock.Type: GrantFiled: March 30, 2000Date of Patent: September 4, 2001Assignee: Adaptec, Inc.Inventor: Gregory W. Pauls
-
Publication number: 20010017572Abstract: A phase-locked loop (PLL) 1 is provided with means for changing the frequency of the output signal to a desired frequency. The PLL 1 is operated during a first period with a feedback frequency division ratio set to an initial value N′ which controls the conduction time of the charge pumps during a first period having a predetermined length to place an amount of charge on the loop filter 6 during the first period sufficient to produce a control voltage for controlling the voltage-controlled oscillator 10 to output an output signal substantially at the desired output frequency. At the end of the first period, the feedback loop 11 is opened by disabling the charge pump 5 for a second period to allow the control voltage output from the loop filter 6 to settle. Subsequently the feedback loop 6 is closed and the feedback frequency division ratio is set to a proper value N2 such that operation of the PLL 1 subsequent to the second period locks the output frequency to the desired frequency.Type: ApplicationFiled: December 12, 2000Publication date: August 30, 2001Inventor: Simon Harpham
-
Publication number: 20010015678Abstract: Methods and systems are disclosed for eliminating a phase transient of a controlled frequency oscillator. caused by replacing a first reference signal by a second reference signal when the first reference signal becomes corrupted or otherwise unavailable, and for running a controlled frequency oscillator in a frequency-controlled holdover mode. The contradictory requirements of using a relatively low-cost controlled frequency oscillator tunable over a relatively wide frequency range and achieving high stability of its frequency in holdover mode are satisfied.Type: ApplicationFiled: May 4, 2001Publication date: August 23, 2001Inventor: Jan Wesolowski
-
Publication number: 20010013812Abstract: A voltage controlled oscillator circuit incorporating a closed loop coarse tuning mechanism. In this system, a reference oscillator is set with the desired frequency for the voltage controlled oscillator. A resulting voltage used to drive the oscillator is produced by a synthesizer connected in series with a loop filter. The resulting voltage is connected to a fine tune input of the voltage controlled oscillator and also to the input of an adaptive closed loop coarse tuning mechanism. The adaptive closed loop coarse tuning mechanism is comprised of an op amp configured in a noninverting feedback loop connected to a parallel resistor/adapt switch loop. The loop is followed by a shunt capacitor filter which is then connected directly to the coarse tune input of the VCO. If the adapt switch is closed, currentfrom the coarse amp flows through a filter and to a coarse tune port of the VCO.Type: ApplicationFiled: November 23, 1998Publication date: August 16, 2001Inventor: MICHAEL D. CUNNING
-
Patent number: 6268780Abstract: A frequency synthesizer with a digital frequency lock loop (FLL) having a fast frequency lock time uses a frequency counter circuit in the feedback loop to count the output signal frequency and produce frequency count data. A modulation control circuit provides modulation data and a corresponding modulation control signal for modulating the FLL signal source. A microprocessor processes the frequency count data along with the modulation data to provide a frequency control signal for controlling the nominal, or center, frequency of the FLL signal source. By processing these data together, thereby accounting for the amount of modulation applied to the FLL signal source, the center frequency can be maintained more consistently notwithstanding the presence of modulation within the feedback loop signal.Type: GrantFiled: April 26, 2000Date of Patent: July 31, 2001Assignee: National Semiconductor CorporationInventors: Christian Olgaard, Benny Madsen
-
Patent number: 6263034Abstract: A fully digital filter jitter reduction circuit for attenuating jitter transfer in a digital communication system or subsystem includes a digital filter which attenuates jitter transfer within a bandwidth of the filter. A single synthesized clock, from which all other required clocks are created by precessing or phase shifting with respect to the synthesized clock, is utilized to create a reduced jitter output clock. Under the control of the digital filter, the reduced jitter output clock operates an output data latch such that the output data latch performs the function of an elastic buffer. Several stages of the digital filter jitter reduction circuit can be implemented in cascade to further reduce jitter. Since jitter attenuation is a function of the input jitter amplitude, the digital filter is nonlinear in nature.Type: GrantFiled: March 25, 1998Date of Patent: July 17, 2001Assignee: Vitesse Semiconductor CorporationInventors: Bradley M. Kanack, Yi Liu, James E. McDonald
-
Patent number: 6259328Abstract: Methods and systems are disclosed for eliminating a phase transient of a controlled frequency oscillator caused by replacing a first reference signal by a second reference signal when the first reference signal becomes corrupted or otherwise unavailable, and for running a controlled frequency oscillator in a frequency-controlled holdover mode. The contradictory requirements of using a relatively low-cost controlled frequency oscillator tunable over a relatively wide frequency range and achieving high stability of its frequency in holdover mode are satisfied.Type: GrantFiled: December 17, 1999Date of Patent: July 10, 2001Assignee: Network Equipment Technologies, Inc.Inventor: Jan Wesolowski