Diodes Patents (Class 365/105)
-
Patent number: 8208282Abstract: A memory cell is provided that includes a first conductor, a second conductor, a steering element that is capable of providing substantially unidirectional current flow, and a state change element coupled in series with the steering element. The state change element is capable of retaining a programmed state, and the steering element and state change element are vertically aligned with one another. Other aspects are also provided.Type: GrantFiled: October 7, 2010Date of Patent: June 26, 2012Assignee: SanDisk 3D LLCInventors: Mark G. Johnson, Thomas H. Lee, Vivek Subramanian, Paul Michael Farmwald, James M. Cleeves
-
Patent number: 8199552Abstract: A One-Time Programmable (OTP) unit cell and a nonvolatile memory device having the same are disclosed. A unit cell of a nonvolatile memory device includes: an anti-fuse connected between an output terminal and a ground voltage terminal; a first switching unit connected to the output terminal to transfer a write voltage to the output terminal; and a second switching unit connected to the output terminal to transfer a read voltage to the output terminal.Type: GrantFiled: February 10, 2009Date of Patent: June 12, 2012Assignee: Magnachip Semiconductor, Ltd.Inventors: Chang-Hee Shin, Ki-Seok Cho, Seong-Do Jeon
-
Patent number: 8189364Abstract: Embodiments of the invention relate generally to semiconductors and semiconductor fabrication techniques, and more particularly, to devices, integrated circuits, memory cells and arrays, and methods to use silicon carbide structures to retain amounts of charge indicative of a resistive state in, for example, a charge-controlled resistor of a memory cell. In some embodiments, a memory cell comprises a silicon carbide structure including a charge reservoir configured to store an amount of charge carriers constituting a charge cloud. The amount of charge carriers in the charge cloud can represent a data value. Further, the memory cell includes a resistive element in communication with the charge reservoir and is configured to provide a resistance as a function of the amount of charge carriers in the charge reservoir. The charge reservoir is configured to modulate the size of the charge cloud to change the data value.Type: GrantFiled: December 16, 2009Date of Patent: May 29, 2012Assignee: Qs Semiconductor Australia Pty Ltd.Inventors: Sima Dimitrijev, Herbert Barry Harrison
-
Patent number: 8134137Abstract: Memory device constructions include a first column line extending parallel to a second column line, the first column line being above the second column line; a row line above the second column line and extending perpendicular to the first column line and the second column line; memory material disposed to be selectively and reversibly configured in one of two or more different resistive states; a first diode configured to conduct a first current between the first column line and the row line via the memory material; and a second diode configured to conduct a second current between the second column line and the row line via the memory material. In some embodiments, the first diode is a Schottky diode having a semiconductor anode and a metal cathode and the second diode is a Schottky diode having a metal anode and a semiconductor cathode.Type: GrantFiled: June 18, 2008Date of Patent: March 13, 2012Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8102699Abstract: A memory device includes a substrate and a plurality of cell arrays stacked above the substrate. The cell arrays have bit lines coupled to first ends of memory cells and word lines coupled to the other ends. Each of the memory cells includes a variable resistance element to be set at a resistance value. While a selected bit line is set at a certain potential, word lines coupled to different memory cells, which are coupled in common to the selected bit line, are sequentially driven, so that different memory cells are accessed in a time-divisional mode.Type: GrantFiled: December 13, 2010Date of Patent: January 24, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 8089798Abstract: A method for operating a one-time programmable read-only memory (OTP-ROM) is provided. The OTP-ROM comprises a first gate and a second gate respectively disposed on a gate dielectric layer between a first doped region and a second doped region on a substrate, wherein the first gate is adjacent to the first doped region and coupled to the first doped region, the second gate is adjacent to the second doped region, the first gate is electrically coupled grounded, and the OTP-ROM is programmed through a breakdown effect. The method comprises a step of programming the OTP-ROM under the conditions that a voltage of the second doped region is higher than a voltage of the first doped region, the voltage of the second gate is higher than a threshold voltage to pass the voltage of the second doped region, and the first doped region and the substrate are at a reference voltage.Type: GrantFiled: November 30, 2009Date of Patent: January 3, 2012Assignee: eMemory Technology Inc.Inventors: Tsung-Mu Lai, Shao-Chang Huang, Wen-hao Ching, Chun-Hung Lu, Shih-Chen Wang, Ming-Chou Ho
-
Patent number: 8085570Abstract: A memory includes conductive layers provided to extend along the word lines, memory cells each including a diode having a cathode connected to the conductive layer and a source line reading data stored in the memory cells, wherein either the conductive layers or the bit lines are in floating states in a standby time.Type: GrantFiled: November 9, 2009Date of Patent: December 27, 2011Assignees: Sanyo Semiconductor Co., Ltd., Semiconductor Components Industries, LLCInventor: Kouichi Yamada
-
Patent number: 8085571Abstract: The invention shows how diodes in a modern semiconductor process can be used as a very compact switch element in a Programmable Read Only Memory (PROM) using common integrated circuit fuse elements such as polysilicon and metal. This compact switch element allows very dense PROM arrays to be realized since diodes have the highest conduction density of any semiconductor device. The high conduction density is used to provide the relatively high current needed to blow the fuse element open. Since MOSFETs are typically used as fuse array switch elements, a relatively large area is required for the MOSFET to reach the current needed to blow the fuse element. Since diodes are two terminal switch elements unlike MOSFETs which are three terminal devices, methods are outlined on how to both read and write the arrays using this two terminal switch.Type: GrantFiled: January 9, 2009Date of Patent: December 27, 2011Inventor: Eugene Robert Worley
-
Patent number: 8059444Abstract: A memory is provided that includes a first memory level having a plurality of memory cells. Each memory cell includes a vertically oriented p-i-n diode including a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. When a voltage between about 1.5 volts and about 3.0 volts is applied across each p-i-n diode, a current of at least 1.5 microamps flows through 99 percent of the p-i-n diodes. Numerous other aspects are also provided.Type: GrantFiled: November 5, 2010Date of Patent: November 15, 2011Assignee: SanDisk 3D LLCInventor: Scott Brad Herner
-
Patent number: 8050075Abstract: A memory is so formed that, in a first block and a second block each including a prescribed number of the bit lines arranged therein, positions of the bit lines simultaneously selected in the first and second blocks with reference to ends of the first and second blocks respectively are different from each other.Type: GrantFiled: November 6, 2008Date of Patent: November 1, 2011Assignee: Semiconductor Components Industries, LLCInventor: Kouichi Yamada
-
Patent number: 8050076Abstract: According to one exemplary embodiment, a one-time programmable memory cell includes an access transistor coupled to a shiftable threshold voltage transistor between a bitline and a ground, where the access transistor has a gate coupled to a wordline. The shiftable threshold voltage transistor has a drain and a gate shorted together. A programming operation causes a permanent shift in a threshold voltage of the shiftable threshold voltage transistor to occur in response to a programming voltage on the bitline and the wordline. In one embodiment, the access transistor is an NFET while the shiftable threshold voltage transistor is a PFET. In another embodiment, the access transistor is an NFET and the shiftable threshold voltage transistor is also an NFET. The programming voltage can cause an absolute value of the threshold voltage to permanently increase by at least 50.0 millivolts.Type: GrantFiled: August 7, 2009Date of Patent: November 1, 2011Assignee: Broadcom CorporationInventors: Frank Hui, Xiangdong Chen, Wei Xia
-
Patent number: 8000129Abstract: Embodiments of the present invention include systems and methods for three-terminal field-emitter triode devices, and memory arrays utilizing the same. In other embodiments, the field-emitter devices include a volume-change material, capable of changing a measurable electrical property of the devices, and/or three-dimensional memory arrays of the same.Type: GrantFiled: December 19, 2008Date of Patent: August 16, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7995369Abstract: This disclosure concerns a semiconductor memory device including bit lines; word lines; semiconductor layers arranged to correspond to crosspoints of the bit lines and the word lines; bit line contacts connecting between a first surface region and the bit lines, the first surface region being a part of a surface region of the semiconductor layers directed to the word lines and the bit lines; and a word-line insulating film formed on a second surface region adjacent to the first surface region, the second surface region being a part of out of the surface region, the word-line insulating film electrically insulating the semiconductor layer and the word line, wherein the semiconductor layer, the word line and the word-line insulating film form a capacitor, and when a potential difference is given between the word line and the bit line, the word-line insulating film is broken in order to store data.Type: GrantFiled: December 11, 2008Date of Patent: August 9, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshihiro Minami, Ryo Fukuda, Takeshi Hamamoto
-
Patent number: 7986545Abstract: A non-volatile memory device having a stack structure, and a method of operating the non-volatile memory device In which the non-volatile memory device includes a plurality of variable resistors arranged in at least one layer. At least one layer selection bit line and a plurality of bit lines coupled to the plurality of the variable resistors are provided. A plurality of selection transistors coupled between the plurality of the bit lines and the plurality of the variable resistors are provided.Type: GrantFiled: May 13, 2009Date of Patent: July 26, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-eung Yoon, Won-joo Kim, June-mo Koo, Suk-pil Kim, Tae-hee Lee
-
Patent number: 7968402Abstract: One aspect of this disclosure relates to a memory cell. In various embodiments, the memory cell includes an access transistor having a floating node, and a diode connected between the floating node and a diode reference potential line. The diode includes an anode, a cathode, and an intrinsic region between the anode and the cathode. A charge representative of a memory state of the memory cell is held across the intrinsic region of the diode. In various embodiments, the memory cell is implemented in bulk semiconductor technology. In various embodiments, the memory cell is implemented in semiconductor-on-insulator technology. In various embodiments, the diode is gate-controlled. In various embodiments, the diode is charge enhanced by an intentionally generated charge in a floating body of an SOI access transistor. Various embodiments include laterally-oriented diodes (stacked and planar configurations), and various embodiments include vertically-oriented diodes.Type: GrantFiled: June 28, 2006Date of Patent: June 28, 2011Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7933137Abstract: Non-volatile magnetic random access memory (MRAM) devices that include magnetic flip-flop structures that include a magnetization controlling structure; a first tunnel barrier structure; and a magnetization controllable structure that includes a first polarizing layer; and a first stabilizing layer, wherein the first tunnel barrier structure is between the magnetization controllable structure and the magnetization controlling structure and the first polarizing layer is between the first stabilizing layer and the first tunnel barrier structure, wherein the magnetic flip-flop device has two stable overall magnetic configurations, and wherein a first unipolar current applied to the device will cause the orientation of the magnetization controlling structure to reverse its orientation and a second unipolar current applied to the electronic device will cause the magnetization controllable structure to switch its magnetization so that the device reaches one of the two stable overall magnetic configurations, whereinType: GrantFiled: March 31, 2009Date of Patent: April 26, 2011Assignee: Seagate Teachnology LLCInventors: Dimitar V. Dimitrov, Olle Gunnar Heinonen, Yiran Chen, Haiwen Xi, Xiaohua Lou
-
Patent number: 7929330Abstract: A memory device may include a cathode, an anode, a link connected to the anode, and a first connection element that connects the link to the cathode. The link and the anode may be located in a position lower than that of the cathode or the link and the anode may be located in a position higher than that of the cathode. Also, the cathode, the anode, the link, and the first connection element may be formed on the same plane.Type: GrantFiled: March 4, 2009Date of Patent: April 19, 2011Assignees: Samsung Electronics Co., Ltd., Seoul National University Industry FoundationInventors: Deok-kee Kim, Ha-young You, Young-chang Joo, Jung-hun Sung, Soo-jung Hwang, Sung-yup Jung
-
Patent number: 7915094Abstract: A method of making a nonvolatile memory device includes fabricating a diode in a low resistivity, programmed state without an electrical programming step. The memory device includes at least one memory cell. The memory cell is constituted by the diode and electrically conductive electrodes contacting the diode.Type: GrantFiled: October 2, 2009Date of Patent: March 29, 2011Assignee: SanDisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner
-
Patent number: 7916516Abstract: A nonvolatile memory apparatus comprises a memory array (102) including plural first electrode wires (WL) formed to extend in parallel with each other within a first plane; plural second electrode wires (BL) formed to extend in parallel with each other within a second plane parallel to the first plane and to three-dimensionally cross the plural first electrode wires; and nonvolatile memory elements (11) which are respectively provided at three-dimensional cross points between the first electrode wires and the second electrode wires, the elements each having a resistance variable layer whose resistance value changes reversibly in response to a current pulse supplied between an associated first electrode wire and an associated second electrode wire; and a first selecting device (13) for selecting the first electrode wires, and further comprises voltage restricting means (15) provided within or outside the memory array, the voltage restricting means being connected to the first electrode wires, for restricting aType: GrantFiled: February 22, 2008Date of Patent: March 29, 2011Assignee: Panasonic CorporationInventors: Zhiqiang Wei, Kazuhiko Shimakawa, Takeshi Takagi, Yoshikazu Katoh
-
Patent number: 7916530Abstract: In various embodiments, an addressable storage matrix includes a first plurality of intersection points, at least some of which are bridged by two-terminal non-linear elements that exhibit a threshold below which current flow is significantly lower than if the threshold is exceeded, as well as, disposed at each intersection point bridged by a non-linear element, a programmable material in series with the non-linear element and determining a bit state for the corresponding intersection point.Type: GrantFiled: December 8, 2009Date of Patent: March 29, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7888200Abstract: In some aspects, a method of forming a memory circuit is provided that includes (1) forming a two-terminal memory element on a substrate between a gate layer and a first metal layer of the memory circuit; and (2) forming a CMOS transistor on the substrate, the CMOS transistor for programming the two-terminal memory element. Numerous other aspects are provided.Type: GrantFiled: January 31, 2007Date of Patent: February 15, 2011Assignee: Sandisk 3D LLCInventor: Christopher J. Petti
-
Patent number: 7872898Abstract: A one time programmable read only memory disposed on a substrate of a first conductive type is provided. A gate structure is disposed on the substrate. A first doped region and a second doped region are disposed in the substrate at respective sides of the gate structure, and the first doped region and the second doped region are of a second conductive type which is different from the first conductive type. A third doped region of the first conductive type is disposed in the substrate and is adjacent to the second doped region, and a junction is formed between the third doped region and the second doped region. A metal silicide layer is disposed on the substrate. An clearance is formed in the metal silicide layer, and the clearance at least exposes the junction.Type: GrantFiled: April 15, 2009Date of Patent: January 18, 2011Assignee: eMemory Technology Inc.Inventors: Wen-Hao Ching, Shih-Chen Wang, Tsung-Mu Lai
-
Patent number: 7868388Abstract: In some aspects, a memory circuit is provided that includes (1) a two-terminal memory element formed on a substrate; and (2) a CMOS transistor formed on the substrate and adapted to program the two-terminal memory element. The two-terminal memory element is formed between a gate layer and a first metal layer of the memory circuit. Numerous other aspects are provided.Type: GrantFiled: January 31, 2007Date of Patent: January 11, 2011Assignee: SanDisk 3D LLCInventor: Christopher J. Petti
-
Patent number: 7859012Abstract: In accordance with an embodiment of the present invention, a semiconductor memory device includes an array of thyristor-based memory formed in a silicon-on-insulator (SOI) supporting substrate. A portion of the supporting structure of the SOI substrate has a density of dopants sufficient to assist delivery of a bias to the backside of an insulating layer beneath a thyristor of the thyristor-based semiconductor memory. By enabling biasing of the substrate at the backside of the insulating layer beneath the thyristor, a back-gate control is available for controlling or compensating the gain of a component bipolar device of the thyristor with respect to temperature.Type: GrantFiled: August 10, 2009Date of Patent: December 28, 2010Assignee: T-RAM SemiconductorInventor: Maxim Ershov
-
Patent number: 7859885Abstract: A phase change memory device includes a substrate, a plurality of cell arrays stacked above the substrate and each including a matrix layout of a plurality of memory cells, each the memory cell storing therein as data a resistance value determinable by a phase change, a write circuit configured to write a pair cell constituted by two neighboring memory cells within the plurality of cell arrays in such a manner as to write one of the pair cell into a high resistance value state and write the other into a low resistance value state, and a read circuit configured to read complementary resistance value states of the pair cell as a one bit of data.Type: GrantFiled: January 7, 2008Date of Patent: December 28, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Haruki Toda
-
Patent number: 7859883Abstract: A memory device includes a plurality of memory cells each including a recordable layer between two metal layers, the recordable layer including a first sub-cell and a second sub-cell. Each memory cell is constructed and designed to change from an as-deposited state to an initialized state upon application of an initialization signal, from the initialized state to a first inscribed state upon application of a first write signal, and from the initialized state to a second inscribed state upon application of a second write signal. The memory cell has a resistor-like current-voltage (I-V) characteristic when in the as-deposited state, a diode-like I-V characteristic when in the initialized state, and resistor-like I-V characteristics when in the first and second inscribed states for voltages within a predetermined range.Type: GrantFiled: September 14, 2007Date of Patent: December 28, 2010Assignee: Hong Kong Applied Science and Technology Research Institute Co. Ltd.Inventors: Geoffrey Wen-Tai Shuy, Hsin-Cheng Lai
-
Patent number: 7852667Abstract: A memory cell that includes a first magnetic layer, the magnetization of which is free to rotate under the influence of spin torque; a tunneling layer comprising a magnetic resonant tunneling diode (MRTD); and a second magnetic layer, wherein the magnetization of the second magnetic layer is pinned, wherein the tunneling layer is between the first magnetic layer and the second magnetic layer.Type: GrantFiled: October 27, 2008Date of Patent: December 14, 2010Assignee: Seagate Technology LLCInventor: Xiaohua Lou
-
Patent number: 7843715Abstract: A memory cell of a resistive semiconductor memory device, a resistive semiconductor memory device having a three-dimensional stack structure, and related methods are provided. The memory cell of a resistive semiconductor memory device includes a twin cell, wherein the twin cell stores data values representing one bit of data. The twin cell includes a main unit cell connected to a main bit line and a word line, and a sub unit cell connected to a sub bit line and the word line. Also, the main unit cell includes a first variable resistor and a first diode, and the sub unit cell includes a second variable resistor and a second diode.Type: GrantFiled: January 17, 2008Date of Patent: November 30, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Min Park, Sang-Beom Kang, Hyung-Rok Oh, Woo-Yeong Cho
-
Patent number: 7830694Abstract: A first memory level includes a first plurality of memory cells that includes every memory cell in the first memory level. Each memory cell includes a vertically oriented p-i-n diode in the form of a pillar that includes a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The first plurality of memory cells includes programmed cells and unprogrammed cells, wherein programmed cells comprise at least half of the first plurality of memory cells. Current flowing through the p-i-n diodes of at least 99 percent of the programmed cells when a voltage between about 1.5 volts and about 3.0 volts is applied between the bottom heavily doped p-type region and the top heavily doped n-type region is at least 1.5 microamps.Type: GrantFiled: June 4, 2009Date of Patent: November 9, 2010Assignee: SanDisk 3D LLCInventor: S. Brad Herner
-
Patent number: 7813158Abstract: A memory device includes memory cells each having a recordable layer between two metal layers, each memory cell being constructed and designed to change from a first state to a second state upon application of an initialization signal, and change from the second state to a third state upon application of a write signal. For a voltage within a specified range that is applied across the two metal layers, the memory cell has a lower resistance in the first state than in the second state, and has a higher resistance in the second state than in the third state.Type: GrantFiled: September 14, 2007Date of Patent: October 12, 2010Assignee: Hong Kong Applied Science and Technology Research Institute Co., Ltd.Inventors: Geoffrey Wen-Tai Shuy, Hsin-Cheng Lai
-
Patent number: 7813157Abstract: A high-speed, low-power memory device comprises an array of non-linear conductors wherein the storage, address decoding, and output detection are all accomplished with diodes or other non-linear conductors. In various embodiments, the row and column resistors are switchable between a high resistance when connected to a row or column that is non-selected, and a low resistance when connected to the selected row and column.Type: GrantFiled: October 29, 2007Date of Patent: October 12, 2010Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7764534Abstract: A nonvolatile memory cell includes a gate controlled diode steering element and a resistivity switching element.Type: GrantFiled: December 28, 2007Date of Patent: July 27, 2010Assignee: Sandisk 3D LLCInventors: Tyler J. Thorp, Roy E. Scheuerlein
-
Patent number: 7746690Abstract: A memory operable at a high speed is obtained. This memory comprises a plurality of word lines, first transistors each connected to each the plurality of word lines for entering an ON-state through selection of the corresponding word line, a plurality of memory cells including diodes having cathodes connected to the source or drain regions of the first transistors respectively and a data determination portion connected to the drain or source regions of the first transistors for determining data read from a selected memory cell.Type: GrantFiled: March 28, 2007Date of Patent: June 29, 2010Assignee: Sanyo Electric Co., Ltd.Inventor: Kouichi Yamada
-
Publication number: 20100128511Abstract: The invention shows how diodes in a modern semiconductor process can be used as a very compact switch element in a Programmable Read Only Memory (PROM) using common integrated circuit fuse elements such as polysilicon and metal. This compact switch element allows very dense PROM arrays to be realized since diodes have the highest conduction density of any semiconductor device. The high conduction density is used to provide the relatively high current needed to blow the fuse element open. Since MOSFETs are typically used as fuse array switch elements, a relatively large area is required for the MOSFET to reach the current needed to blow the fuse element. Since diodes are two terminal switch elements unlike MOSFETs which are three terminal devices, methods are outlined on how to both read and write the arrays using this two terminal switch.Type: ApplicationFiled: January 9, 2009Publication date: May 27, 2010Inventor: Eugene Robert Worley
-
Patent number: 7719874Abstract: A passive element memory device is provided that includes memory cells comprised of a state change element in series with a steering element. Controlled pulse operations are used to perform resistance changes associated with set and reset operations in an array of memory cells. Selected memory cells in an array are switched to a target resistance state in one embodiment by applying a positive voltage pulse to selected first array lines while applying a negative voltage pulse to selected second array lines. An amplitude of voltage pulses can be increased while being applied to efficiently and safely switch the resistance of cells having different operating characteristics. The cells are subjected to reverse biases in embodiments to lower leakage currents and increase bandwidth. The amplitude and duration of voltage pulses are controlled, along with the current applied to selected memory cells in some embodiments.Type: GrantFiled: July 31, 2006Date of Patent: May 18, 2010Assignee: SanDisk 3D LLCInventors: Roy E. Scheuerlein, Tanmay Kumar
-
Publication number: 20100110752Abstract: A method of making a nonvolatile memory device includes fabricating a diode in a low resistivity, programmed state without an electrical programming step. The memory device includes at least one memory cell. The memory cell is constituted by the diode and electrically conductive electrodes contacting the diode.Type: ApplicationFiled: October 2, 2009Publication date: May 6, 2010Inventors: Tanmay Kumar, S. Brad Herner
-
Patent number: 7710758Abstract: Disclosed is a multichip system and method of transferring data between memory chips in direct. The multichip system includes first and second memory chips, and a host system to control operations of the first and second memory chips. The first memory chip controls the second memory chip to transfer data to the second memory chip in response to local transfer information provided from the host system. The first memory chip controls the host system not to access the first and second memory chips while conducting a local transfer operation. According to the invention, since the data is able to be directly transferred between the memory chips without the host system, it enhances the efficiency of the multichip system and improves a data transfer speed.Type: GrantFiled: July 26, 2005Date of Patent: May 4, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Seong-Kue Jo
-
Publication number: 20100097837Abstract: A high performance memory based computation system comprises an array of memory cells. Each memory cell stores a logic data corresponding to a chosen combination of inputs based on a specific logic function. For improved performance, the memory cell array can be divided into sub-blocks; and the sub-blocks can be serially disposed or juxtaposed. The performance of the memory based computation system can further be improved by removing the repeated memory cell rows, column, and/or sub-arrays.Type: ApplicationFiled: December 22, 2009Publication date: April 22, 2010Applicant: TOSHIBA AMERICA RESEARCH, INC.Inventor: Bipul C. PAUL
-
Publication number: 20100061136Abstract: An anti-fuse memory device includes a plurality of word lines, a plurality of bit lines, and a memory cell provided with respect to an intersecting portion of any of the plurality of word lines and any of the plurality of bit lines. Memory cell includes a PIN diode and an anti-fuse. An anode of the PIN diode is electrically connected to any of the bit lines. A cathode of the PIN diode is electrically connected to a first terminal of the anti-fuse. A second terminal of the anti-fuse is electrically connected to any of the word lines. The anti-fuse includes a silicon layer and an insulating layer which are interposed between electrodes.Type: ApplicationFiled: September 2, 2009Publication date: March 11, 2010Inventors: Jun Koyama, Atsushi Miyaguchi
-
Patent number: 7660144Abstract: A memory cell embodiment includes an access transistor having a floating node, and a diode connected between the floating node and a diode reference potential line. The diode includes an anode, a cathode, and an intrinsic region between the anode and the cathode. A charge representative of a memory state of the memory cell is held across the intrinsic region of the diode.Type: GrantFiled: June 28, 2006Date of Patent: February 9, 2010Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7652916Abstract: One of the simplest forms of data storage devices is the diode array storage device. However, a problem with diode array storage devices is that as the size of the array increases, the number of non-addressed diodes connected between a given selected row or column of the array and the non-addressed columns or rows of the array, respectively, also becomes very large. While the leakage current through any one non-addressed diode on the selected row or column will have little impact on the operation of the device, the cumulative leakage through multiple thousands of non-addressed diodes can become significant. This aggregate leakage current can become great enough that the output voltage can be shifted such that the threshold for distinguishing between a one state and a zero state of the addressed diode location can become obscured and can result in a misreading of the addressed diode location. The present invention is a means to manage the leakage currents in a diode array storage device.Type: GrantFiled: April 22, 2008Date of Patent: January 26, 2010Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: 7646622Abstract: A high performance memory based computation system comprises an array of memory cells. Each memory cell stores a logic data corresponding to a chosen combination of inputs based on a specific logic function. For improved performance, the memory cell array can be divided into sub-blocks; and the sub-blocks can be serially disposed or juxtaposed. The performance of the memory based computation system can further be improved by removing the repeated memory cell rows, column, and/or sub-arrays.Type: GrantFiled: March 22, 2007Date of Patent: January 12, 2010Assignee: Toshiba America Research, Inc.Inventor: Bipul C. Paul
-
Publication number: 20090316468Abstract: A first memory level includes a first plurality of memory cells that includes every memory cell in the first memory level. Each memory cell includes a vertically oriented p-i-n diode in the form of a pillar that includes a bottom heavily doped p-type region, a middle intrinsic or lightly doped region, and a top heavily doped n-type region. The first plurality of memory cells includes programmed cells and unprogrammed cells, wherein programmed cells comprise at least half of the first plurality of memory cells. Current flowing through the p-i-n diodes of at least 99 percent of the programmed cells when a voltage between about 1.5 volts and about 3.0 volts is applied between the bottom heavily doped p-type region and the top heavily doped n-type region is at least 1.5 microamps.Type: ApplicationFiled: June 4, 2009Publication date: December 24, 2009Applicant: SanDisk 3D LLCInventor: S. Brad Herner
-
Publication number: 20090316467Abstract: Memory device constructions include a first column line extending parallel to a second column line, the first column line being above the second column line; a row line above the second column line and extending perpendicular to the first column line and the second column line; memory material disposed to be selectively and reversibly configured in one of two or more different resistive states; a first diode configured to conduct a first current between the first column line and the row line via the memory material; and a second diode configured to conduct a second current between the second column line and the row line via the memory material. In some embodiments, the first diode is a Schottky diode having a semiconductor anode and a metal cathode and the second diode is a Schottky diode having a metal anode and a semiconductor cathode.Type: ApplicationFiled: June 18, 2008Publication date: December 24, 2009Inventor: Jun Liu
-
Publication number: 20090296448Abstract: A voltage down converter for programming a one-time-programmable (OTP) memory comprising is disclosed, the voltage down converter comprises a bonding pad for coupling to a programming power supply, and at least one forward biased diode coupled between the bonding pad and the OTP memory, wherein a programming voltage received by the OTP memory is lowered from the programming power supply by the voltage drop across the forward biased diode.Type: ApplicationFiled: February 6, 2009Publication date: December 3, 2009Inventors: Fu Lung Hsueh, Shine Chung, Wen-Kuan Fang
-
Patent number: 7618850Abstract: A method of making a nonvolatile memory device includes fabricating a diode in a low resistivity, programmed state without an electrical programming step. The memory device includes at least one memory cell. The memory cell is constituted by the diode and electrically conductive electrodes contacting the diode.Type: GrantFiled: March 30, 2007Date of Patent: November 17, 2009Assignee: SanDisk 3D LLCInventors: Tanmay Kumar, S. Brad Herner
-
Patent number: 7616478Abstract: A magnetic storage device comprises an array of magnetic memory cells (50). Each cell (50) has, in electrical series connection, a magnetic tunnel junction (MTJ) (30) and a Zener diode (40). The MTJ (30) comprises, in sequence, a fixed ferromagnetic layer (FMF) (32), a non-magnetic spacer layer (33), a tunnel barrier layer (34), a further spacer layer (35), and a soft ferromagnetic layer (FMS) (36) that can change the orientation of its magnetic moment. The material type and thickness of each layer in the MTJ (30) is selected so that the cell (50) can be written by applying a voltage across the cell, which sets the orientation of the magnetic moments of the FMF (32) and FMS (36) relative to one another. The switching is effected by means of an induced exchange interaction between the FMS and FMF mediated by the tunneling of spin-polarized electrons in the MTJ (30).Type: GrantFiled: March 27, 2007Date of Patent: November 10, 2009Assignee: Sony CorporationInventors: Nikolai Franz Gregor Schwabe, Carsten Heide, Roger James Elliott
-
Publication number: 20090237976Abstract: N-ary three-dimensional mask-programmable read-only memory (N-3DMPROM) stores multi-bit-per-cell. Its memory cells can have N states (N>2) and data are stored as N-ary codes. N-3DMPROM has a larger storage density than the prior-art binary 3D-MPROM. One advantage of N-3DROM over other N-ary memory (e.g. multi-level-cell flash) is that its array efficiency can be kept high. N-3DMPROM could be geometry-defined, junction-defined, or a combination thereof.Type: ApplicationFiled: June 4, 2009Publication date: September 24, 2009Inventor: Guobiao ZHANG
-
Patent number: RE41733Abstract: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable scalable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.Type: GrantFiled: March 29, 2001Date of Patent: September 21, 2010Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard
-
Patent number: RE42310Abstract: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.Type: GrantFiled: July 19, 2007Date of Patent: April 26, 2011Assignee: Contour Semiconductor, Inc.Inventor: Daniel R. Shepard